

# XRT Timeline to be uploaded on 2012/01/26

Period: 2012/01/26 09:53:00 - 2012/01/31 09:58:00

\* \* \* \* \*

**Normal mode**

\* \* \* \* \*

## XOB #18AE: AR Standard-A(Filter-Ratio) with PFB, shorter thin-Be, thick Al and Al/Poly context, 384x384 at 1064 1048 (all), 150s cad

Term	Pointing (x, y)	Comment
01/26 10:06:00 - 01/26 17:42:24	Track ( 762.6, 507.3) <sup>01/26 10:03:00</sup>	# OP start + 10min, track AR 11402, MaxMill Flare Watch.
01/26 17:55:30 - 01/27 05:59:54	Fixed ( 794.0, 501.9)	# AR 11402, fixed pointing at W limb.
01/27 06:13:00 - 01/27 18:00:24	Fixed ( 794.0, 501.9)	# Cont.

**PROG= 13 Inf.-time(s)**

<b>Subr= 1 1-time(s) 2.0sec</b>										
<b>Seqn= 19 1-time(s) 2.0sec</b>										
Open/Ti-poly	Open/thick-Al	close	Safe	Dark	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=98	0 0 2.0sec
Open/G-band	Open/G-band	open	Safe	Norm	63ms	Obs	1x1	384x384 (1064, 1048)	Q=98	0 0 2.0sec
<b>Seqn= 96 4-time(s) 2.0sec</b>										
Al-poly/Open	thin-Be/Open	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3 0 2.0sec
Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	512x512 (1064, 1048)	Q=95	3 0 2.0sec
thin-Be/Open	med-Be/Open	close	Safe	Norm	5.66s	Obs	1x1	512x512 (1064, 1048)	Q=95	3 0 2.0sec
Open/thick-Al	Open/thick-Al	close	Safe	Norm	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=95	3 0 2.0sec
<b>Subr= 2 1-time(s) 2.0sec</b>										
<b>Seqn= 62 15-time(s) 150.0sec</b>										
thin-Be/Open	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3 0 2.0sec
Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3 0 15.0sec
thin-Be/Open	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3 1 2.0sec
Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3 1 15.0sec
thin-Be/Open	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3 2 2.0sec
Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3 2 15.0sec
thin-Be/Open	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3 3 2.0sec
Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3 3 15.0sec
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer Interval

## XOB #18A8: Synoptic Q95 2x2 - Al/mesh(16/1024) + Dark cal(2x2 4x4 8x8 512 Q98) + Dark cal(1x1 512x2048 -1x1 2048x512) + Ti-poly(33/2048) + Thin-Be(18

Term	Pointing (x, y)	Comment
01/26 17:45:30 - 01/26 17:52:24	Fixed ( 0.0, 0.0)	synoptic, shifted -17.5 min
01/27 06:03:00 - 01/27 06:09:54	Fixed ( 0.0, 0.0)	synoptic
01/27 18:03:30 - 01/27 18:10:24	Fixed ( 0.0, 0.0)	synoptic, shifted 0.5 min
01/28 06:22:00 - 01/28 06:38:54	Fixed ( 0.0, 0.0)	synoptic, shifted 19.0 min, extended for SOT CT diagnostics.

**PROG= 05 1-time(s)**

<b>Subr= 1 1-time(s) 12.0sec</b>										
<b>Seqn= 7 1-time(s) 4.0sec</b>										
Open/Al-mesh	Open/Al-mesh	close	Safe	Norm	16ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0 0 2.0sec
Open/Al-mesh	Open/Al-mesh	close	Safe	Norm	1.00s	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0 0 2.0sec
<b>Seqn= 5 1-time(s) 2.0sec</b>										
Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	2x2	2048x2048 (1024, 1024)	Q=98	0 0 2.0sec
Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	4x4	2048x2048 (1024, 1024)	Q=98	0 0 2.0sec
Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	8x8	2048x2048 (1024, 1024)	Q=98	0 0 2.0sec
Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	1x1	2048x512 (1024, 1024)	DPCM	0 0 2.0sec
Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	1x1	512x2048 (1024, 1024)	DPCM	0 0 2.0sec
<b>Seqn= 8 1-time(s) 4.0sec</b>										
Open/Ti-poly	Open/Ti-poly	close	Safe	Norm	32ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0 0 2.0sec
Open/Ti-poly	Open/Ti-poly	close	Safe	Norm	2.00s	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0 0 2.0sec
<b>Seqn= 3 1-time(s) 2.0sec</b>										
thin-Be/Open	thin-Be/Open	close	Safe	Norm	177ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0 0 2.0sec
thin-Be/Open	thin-Be/Open	close	Safe	Norm	2.83s	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0 0 2.0sec
<b>Seqn= 4 1-time(s) 2.0sec</b>										
Open/G-band	Open/G-band	open	Safe	Norm	16ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0 0 2.0sec
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer Interval

## XOB #18AF: AR Standard-A(Filter-Ratio) with PFB, shorter thin-Be, thick Al and Al/Poly context, 384x384 at 1064 1048 (all), 4min cad

Term	Pointing (x, y)	Comment
01/27 18:13:30 - 01/28 06:18:54	Fixed ( 794.0, 501.9)	# Cont.
01/28 06:42:00 - 01/28 08:32:00	Fixed ( 794.0, 501.9)	# Cont.

**PROG= 04 Inf.-time(s)**

<b>Subr= 1 1-time(s) 2.0sec</b>										
<b>Seqn= 19 1-time(s) 2.0sec</b>										
Open/Ti-poly	Open/thick-Al	close	Safe	Dark	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=98	0 0 2.0sec
Open/G-band	Open/G-band	open	Safe	Norm	63ms	Obs	1x1	384x384 (1064, 1048)	Q=98	0 0 2.0sec
<b>Seqn= 96 4-time(s) 2.0sec</b>										
Al-poly/Open	thin-Be/Open	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3 0 2.0sec
Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	512x512 (1064, 1048)	Q=95	3 0 2.0sec
thin-Be/Open	med-Be/Open	close	Safe	Norm	5.66s	Obs	1x1	512x512 (1064, 1048)	Q=95	3 0 2.0sec
Open/thick-Al	Open/thick-Al	close	Safe	Norm	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=95	3 0 2.0sec
<b>Subr= 2 1-time(s) 2.0sec</b>										
<b>Seqn= 62 11-time(s) 240.0sec</b>										
thin-Be/Open	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3 0 2.0sec
Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3 0 15.0sec

thin-Be/Open	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	1	2.0sec
Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	1	15.0sec
thin-Be/Open	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	2	2.0sec
Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	2	15.0sec
thin-Be/Open	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	3	2.0sec
Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	3	15.0sec
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	

\* \* \* \* \*

### Flare mode

\* \* \* \* \*

#### XOB #18C2: Flare standard obs. multifilter - thin-Be + (med-Al,thick-Be) 384x384 + (Al-poly 512x512 2x2)-no interval context-12 loops

Term	Pointing (x, y)	Comment
01/26 10:06:00 - 01/26 17:42:24	Track ( 762.6, 507.3) @ 01/26 10:03:00	# OP start + 10min, track AR 11402, MaxMill Flare Watch.
01/26 17:55:30 - 01/27 05:59:54	Fixed ( 794.0, 501.9)	# AR 11402, fixed pointing at W limb.
01/27 06:13:00 - 01/27 18:00:24	Fixed ( 794.0, 501.9)	# Cont.
01/27 18:13:30 - 01/28 06:18:54	Fixed ( 794.0, 501.9)	# Cont.
01/28 06:42:00 - 01/28 08:32:00	Fixed ( 794.0, 501.9)	# Cont.

#### PROG= 03 12-time(s)

Subr= 1	45-time(s)	10.0sec										
Seqn= 20	1-time(s)	2.0sec										
thin-Be/Open	med-Be/Open	close	Safe	Norm	250ms	Obs	1x1	384x384 (1024, 1024)	Q=95	3	0	2.0sec
Seqn= 63	1-time(s)	2.0sec										
med-Al/Open	med-Al/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1024, 1024)	Q=95	3	0	2.0sec
Open/thick-Be	Open/thick-Be	close	Safe	Norm	2.00s	Obs	1x1	384x384 (1024, 1024)	Q=95	3	0	2.0sec
Seqn= 77	1-time(s)	2.0sec										
Al-poly/Open	Al-poly/thick-Al	close	Safe	Norm	125ms	Obs	2x2	512x512 (1024, 1024)	Q=95	2	0	2.0sec
Subr= 2	1-time(s)	10.0sec										
Seqn= 90	1-time(s)	2.0sec										
Open/G-band	Open/G-band	open	Safe	Norm	63ms	Obs	1x1	384x384 (1024, 1024)	Q=98	0	0	2.0sec
Open/thick-Al	Open/thick-Al	close	Safe	Dark	1.00s	Obs	1x1	384x384 (1024, 1024)	Q=98	0	0	2.0sec
Open/thick-Al	Open/thick-Al	close	Safe	Dark	1.00s	Obs	2x2	512x512 (1024, 1024)	Q=98	0	0	2.0sec
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	

\* \* \* \* \*

### Active Region Search

\* \* \* \* \*

NOT USED

\* \* \* \* \*


### Flare Detection

\* \* \* \* \*


#### FLD Patrol

Term	Pointing (x, y)	Comment										
01/26 17:55:16 - 01/27 06:00:16	Fixed ( 794.0, 501.9)	# AR 11402, fixed pointing at W limb.										
01/27 06:12:46 - 01/27 18:00:46	Fixed ( 794.0, 501.9)	# Cont.										
01/27 18:13:16 - 01/28 06:19:16	Fixed ( 794.0, 501.9)	# Cont.										
01/28 06:41:46 - 01/31 09:58:00	Fixed ( 794.0, 501.9)	# Cont.										
Open/Ti-poly	Open/thick-Al	close	Safe	Norm	8ms	Obs	8x8		Q=50		30sec	
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	


### CMDI #0396 2012/01/26




### CMDI #0396 2012/01/26




### CMDI #0396 2012/01/27




CMDI #0396 2012/01/27




CMDI #0396 2012/01/28




CMDI #0396 2012/01/28




CMDI #0396 2012/01/29




CMDI #0396 2012/01/29




CMDI #0396 2012/01/30




CMDI #0396 2012/01/30



CMDI #0396 2012/01/31



CMDI #0396 2012/01/31





```

0096 C.
0097 C.
0098 C. *****
0099 C. OP/OGY1;4YE;|YAYOYx
0100 C. *****
0101 C.
0102 C. ;ãOP/OGY1;4YE;ã
0103 S. OP op-616:OP
0104 ( )
0105 S. OG og-616:OG
0106 ( )
0107 C.
0108 C. ;ãNMOG&OPîî°èYAYOYx;ã
0109 C. NMOG(0x200000-0x207FFF;§ 32 kbyte)
0110 +. DC 01-23 DHU_DMA_DMP_PRM_SET
0111 BC (20 00 7f 01 02)
0112 C. çç[HK1_DMP_TOP_ADRS_1] EQ 40
0113 C. çç[HK1_DMP_TOP_ADRS_0] EQ 0
0114 C. çç[HK1_DMP_BLOCK_NUM] EQ 127
0115 C. çç[HK1_DMP_REPEAT_NUM] EQ 0
0116 C. çç[HK1_DMA_DMP_PIM] EQ DHU
0117 +. DC 01-22 DHU_MODE_CHNG
0118 BC (07 0b f8)
0119 C. çç[HK1_PKT_FORM_NO] EQ 7
0120 C. çç[HK1_PKT_GEN_TIME] EQ 0.25 s
0121 C. çç[HK1_S_TLM_BIT_RATE] EQ 32k
0122 C. çç[HK1_X_TLM_BIT_RATE] EQ 4M
0123 C. çç[HK1_DMP_CHK_FLG] EQ EXEC
0124 C. YAYOYx½ªî»ò³îÇ§
0125 C. çç[HK1_DMP_CHK_FLG] EQ NON
0126 C. RAM ID=NMOG²î¼Ë¹ç•è²îOK²³îÇ§
0127 C.
0128 C. NMOG(0x208000-0x20FFFF;§ 32 kbyte)
0129 +. DC 01-23 DHU_DMA_DMP_PRM_SET
0130 BC (20 80 7f 01 02)
0131 C. çç[HK1_DMP_TOP_ADRS_1] EQ 41
0132 C. çç[HK1_DMP_TOP_ADRS_0] EQ 0
0133 C. çç[HK1_DMP_BLOCK_NUM] EQ 127
0134 C. çç[HK1_DMP_REPEAT_NUM] EQ 0
0135 C. çç[HK1_DMA_DMP_PIM] EQ DHU
0136 +. DC 01-22 DHU_MODE_CHNG
0137 BC (07 0b f8)
0138 C. çç[HK1_PKT_FORM_NO] EQ 7
0139 C. çç[HK1_PKT_GEN_TIME] EQ 0.25 s
0140 C. çç[HK1_S_TLM_BIT_RATE] EQ 32k
0141 C. çç[HK1_X_TLM_BIT_RATE] EQ 4M
0142 C. çç[HK1_DMP_CHK_FLG] EQ EXEC
0143 C. YAYOYx½ªî»ò³îÇ§
0144 C. çç[HK1_DMP_CHK_FLG] EQ NON
0145 C. RAM ID=NMOG²î¼Ë¹ç•è²îOK²³îÇ§
0146 C.
0147 C. NMOG(0x210000-0x2100FF;§ 256byte)+OP(0x210100-0x2141FF: 16.25kbyte)
0148 +. DC 01-23 DHU_DMA_DMP_PRM_SET
0149 BC (21 00 41 01 02)
0150 C. çç[HK1_DMP_TOP_ADRS_1] EQ 42
0151 C. çç[HK1_DMP_TOP_ADRS_0] EQ 0
0152 C. çç[HK1_DMP_BLOCK_NUM] EQ 65
0153 C. çç[HK1_DMP_REPEAT_NUM] EQ 0
0154 C. çç[HK1_DMA_DMP_PIM] EQ DHU
0155 +. DC 01-22 DHU_MODE_CHNG
0156 BC (07 0b f8)
0157 C. çç[HK1_PKT_FORM_NO] EQ 7
0158 C. çç[HK1_PKT_GEN_TIME] EQ 0.25 s
0159 C. çç[HK1_S_TLM_BIT_RATE] EQ 32k
0160 C. çç[HK1_X_TLM_BIT_RATE] EQ 4M
0161 C. çç[HK1_DMP_CHK_FLG] EQ EXEC
0162 C. YAYOYx½ªî»ò³îÇ§
0163 C. çç[HK1_DMP_CHK_FLG] EQ NON
0164 C. RAM ID=NMOG,RAM ID=OP²î¼Ë¹ç•è²îOK²³îÇ§
0165 C.
0166 C. ***** °Ë²¼²î¼Ë¹ç•è²îOK²³îÇ§ *****
0167 C. DHUYâ;4YE;Ë¼Y½;Y;¼YE;Ëòîã¹
0168 +. DC 01-22 DHU_MODE_CHNG
0169 BC (02 0a f8)
0170 C. çç[HK1_PKT_FORM_NO] EQ 2
0171 C. çç[HK1_PKT_GEN_TIME] EQ 0.5S
0172 C. çç[HK1_S_TLM_BIT_RATE] EQ 32K
0173 C. çç[HK1_X_TLM_BIT_RATE] EQ 4M
0174 C.
0175 C. *****
0176 C. TI-CMD SET (OPOG STOP/COPY/START)
0177 C. *****
0178 C.
0179 C. NOTICE ;§ OPOG UPLOAD²-Á÷ç@NG²î¼Ë¹ç•è²¼²îTI-CMDÁ÷ç²î¼Ë¹Ï²•²Ë²²²³²Ë;f
0180 C. ²²²ç;çSET²ËDUMP²î¼Ë¹ç•è²¼²îç¹²²²³²Ë;f
0181 C.
0182 C. TIY³Y²Y³YË²²²îÄîç(UT)
0183 +. TI 2012-01-26 09:48:00.0
0184 DC 01-B3 DHU_OP_STOP
0185 C. çç[HK1_TI_CMD_NUM] EQ 1COUNTUP
0186 C.
0187 +. TI 2012-01-26 09:48:01.0
0188 DC 01-B4 DHU_OP_COPY
0189 C. çç[HK1_TI_CMD_NUM] EQ 1COUNTUP
0190 C.
0191 +. TI 2012-01-26 09:48:01.0
0192 DC 01-B5 DHU_OPOG_COPY
0193 C. çç[HK1_TI_CMD_NUM] EQ 1COUNTUP

```



```

0194 C.
0195 +. TI 2012-01-26 09:52:59.5
0196 DC 01-B2 DHU_OP_START
0197 C.          çç[HK1_TI_CMD_NUM]          EQ          1COUNTUP
0198 C.
0199 C. °Ê²¼αİÄē%İİñαİŷÄŷ§ŷÄŷ-¹àİŰ
0200 C.          çç[HK1_TI_CMD_ENA/DIS]       EQ          ENA
0201 C.          çç[HK1_TI_CMD_NUM]          EQ          4
0202 C.          çç[HK1_NEXT_EXEC_PIM]       EQ          DHU
0203 C.          çç[HK1_NEXT_EXEC_DC]       EQ          0xB3
0204 C.
0205 C. *****
0206 C. TIİİ°èŷÄŷÖŷ×
0207 C. *****
0208 C.
0209 C. TI_TBL(0x03AB00-0x03AEFF;§ 1024byte)
0210 +. DC 01-23 DHU_DMA_DMP_PRM_SET
0211 BC          (03 ab 03 01 02)
0212 C.          çç[HK1_DMP_TOP_ADRS_1]     EQ          07
0213 C.          çç[HK1_DMP_TOP_ADRS_0]     EQ          2B
0214 C.          çç[HK1_DMP_BLOCK_NUM]      EQ          3
0215 C.          çç[HK1_DMP_REPEAT_NUM]    EQ          0
0216 C.          çç[HK1_DMA_DMP_PIM]       EQ          DHU
0217 +. DC 01-22 DHU_MODE_CHNG
0218 BC          (07 0b f8)
0219 C.          çç[HK1_PKT_FORM_NO]        EQ          7
0220 C.          çç[HK1_PKT_GEN_TIME]       EQ          0.25 s
0221 C.          çç[HK1_S_TLM_BIT_RATE]    EQ          32k
0222 C.          çç[HK1_X_TLM_BIT_RATE]    EQ          4M
0223 C.          çç[HK1_DMP_CHK_FLG]       EQ          EXEC
0224 C.
0225 C. ŷÄŷÖŷ×½ªİ»αò³İÇ§
0226 C.          çç[HK1_DMP_CHK_FLG]       EQ          NON
0227 C.
0228 C. RAM ID=TI_TBLαİŷÈ¹ç•è²İOKαò³İÇ§
0229 C.
0230 C. DHUŷâ;¼ŷÈ;È¼ŷ¼. ŷİ;¼ŷÈ;Èαòİāα¹
0231 +. DC 01-22 DHU_MODE_CHNG
0232 BC          (02 0a f8)
0233 C.          çç[HK1_PKT_FORM_NO]        EQ          2
0234 C.          çç[HK1_PKT_GEN_TIME]       EQ          0.5S
0235 C.          çç[HK1_S_TLM_BIT_RATE]    EQ          32K
0236 C.          çç[HK1_X_TLM_BIT_RATE]    EQ          4M
0237 C.
0238 C. *****
0239 C. SOT TI command set
0240 C. *****
0241 C. Execute, after the success of OP upload.
0242 +. TI 2012-01-26 09:52:16.0
0243 DC 07-F0 MDP_SOT_MODE_STBY
0244 BC          (41)
0245 C. -----
0246 C. HK1_TI_CMD_NUM          = 1 CNTUP [ ]
0247 C. -----
0248 C. ***** SOT END *****
0249 C. Stop EIS observation and temporarily disable EIS mode changes
0250 C.
0251 C.
0252 C. ***** Start EIS operation (TI set) *****
0253 C. Execute, after the success of OP upload.
0254 C. Set EIS TI-commands
0255 +. TI 2012-01-26 09:52:30.0
0256 DC 07-FC EIS_MODE_MANU
0257 BC          (21 02)
0258 +. TI 2012-01-26 09:52:40.0
0259 DC 07-FC EIS_MODE_CHG_DIS
0260 BC          (22)
0261 C.          [ ] [HK1_TI_CMD_NUM] EQ          2 COUNTUP
0262 C. ***** End EIS operation (TI set) *****
0263 C.
0264 C.
0265 C.
0266 C. ***** XRT START *****
0267 C. Execute, after the success of OP upload.
0268 +. TI 2012-01-26 09:52:00.0
0269 DC 07-F0 MDP_XRT_MODE_STBY
0270 BC          (c3)
0271 C.          [ ] [HK1_TI_CMD_NUM] EQ          1COUNTUP
0272 C.
0273 C. ***** XRT END *****
0274 C.
0275 C. ***** MDP ´ûÄİαİ»ö¼ŷαÈÄα¹αèDCBC•x²è *****
0276 C. (¼ª°İŷÖŷÄŷÈŷŷŷÈŷáŷçŷèèÈ¼αα¼Ä»Űα¹αè)
0277 C. S. DC-BC dcbc-402:DCBC
0278 C. (MDP_known_event)
0279 C.
0280 C.
0281 C. ***** ŷĐŷ¹•İ Daily±çİñαÈ'Øα¹αèDCBC•x²è *****
0282 C. S. DC-BC dcbc-153:DCBC
0283 C. (SPECIAL-CMD_DAILY_OPERATIN_DCB)
0284 C.
0285 C.
0286 C. ;ãLOSŷÄŷ§ŷÄŷ-¼Ä»Ű;ã
0287 C.
0288 C. ***** LOS *****
0289 C.

```



```
0096 C.
0097 C.
0098 . C. **** APCS Commands (Tracking Curve Upload) ****
0099 C. Upload the Orbit Element and the Target Attitude
0100 C. RAM-ID:TARGET_ATT
0101 . S. RAM ram-150:TARGET_ATT
0102 ( )
0103 C.
0104 C.
0105 C. Set the dump memory area of TARGET_ATT
0106 +. DC 02-48 AOCU_DUMP_SET
0107 BC (07 00 00 00 18 00)
0108 C.
0109 C. <A_STS1>[MEMORY OPERATE SATUS] ADRS = 070000 [ ]
0110 C.
0111 C.
0112 C. Change the TLMFormatNo for the APCS Dump Format
0113 +. DC 01-22 DHU_MODE_CHNG
0114 BC (04 0b f8)
0115 C.
0116 C. Wait for AOCS DUMP to end
0117 C.
0118 . C. Check the dump memory
0119 C.
0120 C. Result = OK [ ]
0121 C.
0122 +. DC 01-22 DHU_MODE_CHNG
0123 BC (02 0a f8)
0124 C.
0125 C. <A_***>[TLM STS] FMT = 2 [ ]
0126 C.
0127 +. DC 02-8E AOCU_ORB_UPD
0128 . C.
0129 . C. Load OBSTBL, dump OBSTBL, enable EIS mode changes
0130 +. DC 07-FC EIS_MODE_MANU
0131 BC (21 02)
0132 . C. Verify EIS in MANUAL mode
0133 . C. Estimated OBSTBL upload time is 7s
0134 C. *****
0135 C. EIS START OBSTBL LOAD
0136 C. *****
0137 . S. RAM ram-820:EIS_OBSTBL
0138 ( )
0139 +. DC 07-FC EIS_DUMP_OBSTBL
0140 BC (07 07 07 00 00 70 00)
0141 C.
0142 C. Execute, after the success of OBSTBL upload.
0143 C. Set EIS TI-commands
0144 +. TI 2012-01-26 09:52:50.0
0145 DC 07-FC EIS_MODE_CHG_ENA
0146 BC (20)
0147 . C. [ ] [HK1_TI_CMD_NUM] EQ 1 COUNTUP
0148 C. *****
0149 C. EIS END OBSTBL LOAD
0150 C. *****
0151 C.
0152 . C. ***** MDP 'ûãîîî»ô¼ÝðÈÄð¹ñèDCBC•×²è *****
0153 C. (%ã°îÝÔÝÁÝÈÝÞÝÈÝÁÝçÝèñÈ¼¼¼¼»Û¹ñè)
0154 . S. DC-BC dcbc-402:DCBC
0155 (MDP_known_event)
0156 C.
0157 C.
0158 . C. ***** ¥Ð¥¹•ï Daily±;íññÉ'ø¹ñèDCBC•×²è *****
0159 . S. DC-BC dcbc-153:DCBC
0160 (SPECIAL-CMD_DAILY_OPERATIN_DCB)
0161 C.
0162 C.
0163 . C. ;ãLOS¥Á¥S¥Ä¥-¼Ä»Û;ã
0164 C.
0165 . C. ***** LOS *****
0166 C.
```

(a) Spacecraft Operation Procedure (real-commands)

```
main-618 2012-01-26 13:10:40 126 33 SOLAR-B MAIN //
0001 C.
0002 . C. ***** AOS *****
0003 C.
0004 . C. ;ãAOSYÁY$YÁY-¼Á»Û;ã
0005 C.
0006 C. YÁYB;¼Y³YF¥ÓYÉÁ+¿®
0007 +. DC 00-00 NULL_DUMMY_CMD
0008 C.
0009 . C. ***** AOCs : Reload orbital element (send every contact) *****
0010 C. Áí;Èø¿òÁò•µ°È»Í×ÁÇòÍYçYÁY×Yí;¼YÉ;ÈÈèµ•íÉ;ÈòÈ¼°ÇÒò•ò¿¼í¹çòÍ;çÁ®, ùò¹òèòòòçÁ+¿®ò•òÈòòò³òÈ;f
0011 +. DC 02-8E AOCU_ORB_UPD
0012 C.
0013 C.
0014 . C. *****
0015 C. SOT table upload
0016 C. *****
0017 . C. < Stop FG table >
0018 +. DC 07-F0 MDP_FG_CTRL_MANU
0019 BC (51)
0020 . C. -----
0021 C. MDP_FG_CTRL_MODE = MANU [ ]
0022 C. -----
0023 C.
0024 . C. <Upload FG Observation Table>
0025 . S. RAM ram-262:MDP_OBS_F
0026 ( )
0027 C.
0028 . C. < Dump RAMID=MDP_OBS_F >
0029 +. DC 07-F0 MDP_DUMP_FGTBL
0030 BC (82 07 00 00 00 38 b8)
0031 C. -----
0032 C. MDP_OBS_F verify = OK/NG [ ]
0033 C. -----
0034 C.
0035 C. *****
0036 C. SOT TI command set
0037 C. *****
0038 C. Execute, after the success of TBL upload.
0039 +. TI 2012-01-26 09:52:18.0
0040 DC 07-F0 MDP_SOT_MODE_OBSV
0041 BC (40)
0042 . C. -----
0043 C. HK1_TI_CMD_NUM = 1 CNTUP [ ]
0044 C. -----
0045 C.
0046 C.
0047 C. ***** XRT START *****
0048 C.
0049 +. DC 07-F0 MDP_XRT_CTRL_MANU
0050 BC (c1)
0051 + DC 07-F0 MDP_XRT_MODE_STBY
0052 BC (c3)
0053 . C. ----- Success Verify ? OK / NG_____
0054 C.
0055 C. XRT Obs. Table Upload
0056 . S. RAM ram-291:MDP_OBS_X
0057 ( )
0058 C.
0059 +. DC 07-F0 MDP_DUMP_XRTTBL
0060 BC (84 07 00 00 00 3a d4)
0061 . C. ----- Comparison Check ? OK / ERR _____
0062 C.
0063 C.
0064 +. DC 07-F0 MDP_XRT_ROI_SET
0065 BC (cd 01 b1 b1 04 04)
0066 + DC 07-F0 MDP_XRT_ROI_SET
0067 BC (cd 02 b1 b1 08 08)
0068 + DC 07-F0 MDP_XRT_ROI_SET
0069 BC (cd 03 b1 b1 08 08)
0070 + DC 07-F0 MDP_XRT_ROI_SET
0071 BC (cd 04 b1 b1 06 06)
0072 + DC 07-F0 MDP_XRT_ROI_SET
0073 BC (cd 05 85 83 06 06)
0074 + DC 07-F0 MDP_XRT_ROI_SET
0075 BC (cd 06 85 83 06 06)
0076 + DC 07-F0 MDP_XRT_ROI_SET
0077 BC (cd 07 85 83 08 08)
0078 + DC 07-F0 MDP_XRT_ROI_SET
0079 BC (cd 08 80 80 20 20)
0080 + DC 07-F0 MDP_XRT_ROI_SET
0081 BC (cd 09 80 80 20 08)
0082 + DC 07-F0 MDP_XRT_ROI_SET
0083 BC (cd 0a 80 80 08 20)
0084 + DC 07-F0 MDP_XRT_ROI_SET
0085 BC (cd 0f 80 80 06 06)
0086 + DC 07-F0 MDP_XRT_ROI_SET
0087 BC (cd 10 80 80 08 08)
0088 + DC 07-F0 MDP_XRT_FLD_ENA
0089 BC (d8)
0090 + DC 07-F0 MDP_XRT_FLRCTRL_ENA
0091 BC (c8)
0092 + DC 07-F0 MDP_XRT_AEC_RESET
0093 BC (d0)
0094 + DC 07-F0 MDP_XRT_ARS_DIS
0095 BC (d5)
```

```
0096 + DC 07-F0 MDP_XRT_FLD_RESET
0097 BC (da)
0098 . C. ----- Success Verify ? OK / NG ____
0099 C.
0100 C.
0101 . C. All OK? Yes--> Please Proceed. / No --> Stop here.
0102 C.
0103 +. DC 07-F0 MDP_XRT_MODE_OBSV
0104 BC (c2)
0105 +. TI 2012-01-26 09:52:02.0
0106 DC 07-F0 MDP_XRT_MODE_OBSV
0107 BC (c2)
0108 . C. ----- Success Verify ? OK / NG ____
0109 C.
0110 C. ***** XRT END *****
0111 C.
0112 . C. ***** MDP `uAÎaÎ»ö¼YcEÂDc¹æDCBC•x²è *****
0113 C. (¼ã°iYÓYÃYÈYpYÈYãYçYèæE¼¼ã¼Ã»Üc¹æè)
0114 . S. DC-BC dcbc-402:DCBC
0115 (MDP_known_event)
0116 C.
0117 C.
0118 . C. ***** YDY¹•İ Daily±;İÑcE'Øc¹æDCBC•x²è *****
0119 . S. DC-BC dcbc-153:DCBC
0120 (SPECIAL-CMD_DAILY_OPERATIN_DCB)
0121 C.
0122 C.
0123 . C. ;ãLOS¥Ã¥S¥Ã¥-¼Ã»Ü;ã
0124 C.
0125 . C. ***** LOS *****
0126 C.
```

Jan 26, 12 13:10

XRT\_OGLIST\_0396.chk

Page 1/5

\*\*\* OP Sequence for XRT \*\*\*

2012/01/26	10:02:54.0	XRT_CTRL_MANU_439_OG [0x1b7]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/01/26	10:03:00.0	AOCS_ORe-point_Start_1_OG [0x097]							
		AOCU_NM	5	02-76	02 00 00 00 00				
2012/01/26	10:05:26.0	XRT_FOCUS_POSITION_409_OG [0x199]							
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00				
2012/01/26	10:05:46.0	XRT_FLD_ENA_411_OG [0x19b]							
		MDP_XRT_FLD_ENA	1	07-F0	d8				
2012/01/26	10:05:48.0	XRT_FLRCTRL_ENA_413_OG [0x19d]							
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8				
2012/01/26	10:05:50.0	XRT_AEC_RESET_443_OG [0x1bb]							
		MDP_XRT_AEC_RESET	1	07-F0	d0				
2012/01/26	10:05:52.0	XRT_ARS_DIS_431_OG [0x1af]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/01/26	10:05:54.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/01/26	10:05:56.0	XRT_QT_PROG_SET_440_OG [0x1b8]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 0d				
2012/01/26	10:05:58.0	XRT_FL_PROG_SET_414_OG [0x19e]							
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 03				
2012/01/26	10:06:00.0	XRT_CTRL_AUTO_406_OG [0x196]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/01/26	14:54:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/01/26	14:54:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/01/26	14:54:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/01/26	14:57:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/01/26	15:06:00.0	XRT_Custom_418_OG [0x1a2]							
2012/01/26	15:07:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/01/26	16:29:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/01/26	16:29:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/01/26	16:29:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/01/26	16:32:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/01/26	16:52:30.0	XRT_Custom_418_OG [0x1a2]							
2012/01/26	16:53:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/01/26	17:42:24.0	XRT_CTRL_MANU_400_OG [0x190]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/01/26	17:42:26.0	XRT_FOCUS_POSITION_401_OG [0x191]							
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00				
2012/01/26	17:42:30.0	AOCS_ORe-point_Start_2_OG [0x098]							
		AOCU_NM	5	02-76	00 00 00 00 00				
2012/01/26	17:42:46.0	XRT_FLD_DIS_402_OG [0x192]							
		MDP_XRT_FLD_DIS	1	07-F0	d9				
2012/01/26	17:42:48.0	XRT_FLRCTRL_DIS_433_OG [0x1b1]							
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9				
2012/01/26	17:42:50.0	XRT_ARS_DIS_438_OG [0x1b6]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/01/26	17:45:28.0	XRT_QT_PROG_SET_425_OG [0x1a9]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 05				
2012/01/26	17:45:30.0	XRT_CTRL_AUTO_406_OG [0x196]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/01/26	17:52:24.0	XRT_CTRL_MANU_439_OG [0x1b7]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/01/26	17:52:30.0	AOCS_ORe-point_Start_3_OG [0x099]							
		AOCU_NM	5	02-76	00 d3 65 b9 69				
2012/01/26	17:54:56.0	XRT_FOCUS_POSITION_409_OG [0x199]							
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00				
2012/01/26	17:55:16.0	XRT_FLD_ENA_411_OG [0x19b]							
		MDP_XRT_FLD_ENA	1	07-F0	d8				
2012/01/26	17:55:18.0	XRT_FLRCTRL_ENA_413_OG [0x19d]							
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8				
2012/01/26	17:55:20.0	XRT_AEC_RESET_443_OG [0x1bb]							
		MDP_XRT_AEC_RESET	1	07-F0	d0				
2012/01/26	17:55:22.0	XRT_ARS_DIS_431_OG [0x1af]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/01/26	17:55:24.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/01/26	17:55:26.0	XRT_QT_PROG_SET_440_OG [0x1b8]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 0d				
2012/01/26	17:55:28.0	XRT_FL_PROG_SET_414_OG [0x19e]							
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 03				
2012/01/26	17:55:30.0	XRT_CTRL_AUTO_406_OG [0x196]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/01/26	18:06:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/01/26	18:06:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/01/26	18:06:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/01/26	18:09:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/01/26	18:29:30.0	XRT_Custom_418_OG [0x1a2]							

Jan 26, 12 13:10

## XRT\_OGLIST\_0396.chk

Page 2/5

2012/01/26	18:30:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/01/26	19:43:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/01/26	19:43:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/01/26	19:43:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/01/26	19:46:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/01/26	20:06:30.0	XRT_Custom_418_OG [0x1a2]							
2012/01/26	20:07:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/01/26	21:20:30.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/01/26	21:20:32.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/01/26	21:20:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/01/26	21:23:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/01/26	21:43:30.0	XRT_Custom_418_OG [0x1a2]							
2012/01/26	21:44:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/01/26	22:58:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/01/26	22:58:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/01/26	22:58:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/01/26	23:01:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/01/26	23:17:30.0	XRT_Custom_418_OG [0x1a2]							
2012/01/26	23:18:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/01/27	00:35:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/01/27	00:35:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/01/27	00:35:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/01/27	00:38:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/01/27	00:42:00.0	XRT_Custom_418_OG [0x1a2]							
2012/01/27	00:43:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/01/27	01:58:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/01/27	01:58:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/01/27	01:58:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/01/27	02:01:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/01/27	02:17:30.0	XRT_Custom_418_OG [0x1a2]							
2012/01/27	02:18:30.5	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/01/27	03:30:30.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/01/27	03:30:32.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/01/27	03:30:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/01/27	03:33:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/01/27	03:55:00.0	XRT_Custom_418_OG [0x1a2]							
2012/01/27	03:56:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/01/27	05:05:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/01/27	05:05:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/01/27	05:05:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/01/27	05:08:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/01/27	05:32:30.0	XRT_Custom_418_OG [0x1a2]							
2012/01/27	05:33:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/01/27	05:59:54.0	XRT_CTRL_MANU_400_OG [0x190]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/01/27	05:59:56.0	XRT_FOCUS_POSITION_401_OG [0x191]							
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00				
2012/01/27	06:00:00.0	AOCS_Ore-point_Start_2_OG [0x098]							
		AOCU_NM	5	02-76	00 00 00 00 00				
2012/01/27	06:00:16.0	XRT_FLD_DIS_402_OG [0x192]							
		MDP_XRT_FLD_DIS	1	07-F0	d9				
2012/01/27	06:00:18.0	XRT_FLRCTRL_DIS_433_OG [0x1b1]							
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9				
2012/01/27	06:00:20.0	XRT_ARS_DIS_438_OG [0x1b6]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/01/27	06:02:58.0	XRT_QT_PROG_SET_425_OG [0x1a9]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 05				

Jan 26, 12 13:10

## XRT\_OGLIST\_0396.chk

2012/01/27	06:03:00.0	XRT_CTRL_AUTO_406_OG [0x196]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/01/27	06:09:54.0	XRT_CTRL_MANU_439_OG [0x1b7]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/01/27	06:10:00.0	AOCS_ORe-point_Start_3_OG [0x099]	AOCU_NM	5	02-76	00 d3 65 b9 69
2012/01/27	06:12:26.0	XRT_FOCUS_POSITION_409_OG [0x199]	XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00
2012/01/27	06:12:46.0	XRT_FLD_ENA_411_OG [0x19b]	MDP_XRT_FLD_ENA	1	07-F0	d8
2012/01/27	06:12:48.0	XRT_FLRCTRL_ENA_413_OG [0x19d]	MDP_XRT_FLRCTRL_ENA	1	07-F0	c8
2012/01/27	06:12:50.0	XRT_AEC_RESET_443_OG [0x1bb]	MDP_XRT_AEC_RESET	1	07-F0	d0
2012/01/27	06:12:52.0	XRT_ARS_DIS_431_OG [0x1af]	MDP_XRT_ARS_DIS	1	07-F0	d5
2012/01/27	06:12:54.0	XRT_FLD_RESET_412_OG [0x19c]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/01/27	06:12:56.0	XRT_QT_PROG_SET_440_OG [0x1b8]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 0d
2012/01/27	06:12:58.0	XRT_FL_PROG_SET_414_OG [0x19e]	MDP_XRT_FL_PROG_SET	2	07-F0	c5 03
2012/01/27	06:13:00.0	XRT_CTRL_AUTO_406_OG [0x196]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/01/27	06:45:30.0	XRT_CTRL_MANU_408_OG [0x198]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/01/27	06:45:32.0	XRT_FLD_RESET_412_OG [0x19c]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/01/27	06:45:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/01/27	06:48:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/01/27	07:10:00.0	XRT_Custom_418_OG [0x1a2]				
2012/01/27	07:11:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/01/27	08:25:00.0	XRT_CTRL_MANU_408_OG [0x198]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/01/27	08:25:02.0	XRT_FLD_RESET_412_OG [0x19c]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/01/27	08:25:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/01/27	08:28:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/01/27	08:46:30.0	XRT_Custom_418_OG [0x1a2]				
2012/01/27	08:47:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/01/27	10:06:00.0	XRT_CTRL_MANU_408_OG [0x198]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/01/27	10:06:02.0	XRT_FLD_RESET_412_OG [0x19c]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/01/27	10:06:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/01/27	10:09:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/01/27	10:18:30.0	XRT_Custom_418_OG [0x1a2]				
2012/01/27	10:19:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/01/27	15:29:00.0	XRT_CTRL_MANU_408_OG [0x198]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/01/27	15:29:02.0	XRT_FLD_RESET_412_OG [0x19c]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/01/27	15:29:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/01/27	15:32:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/01/27	15:52:00.0	XRT_Custom_418_OG [0x1a2]				
2012/01/27	15:53:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/01/27	17:05:30.0	XRT_CTRL_MANU_408_OG [0x198]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/01/27	17:05:32.0	XRT_FLD_RESET_412_OG [0x19c]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/01/27	17:05:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/01/27	17:08:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/01/27	17:29:00.0	XRT_Custom_418_OG [0x1a2]				
2012/01/27	17:30:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/01/27	18:00:24.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/01/27	18:00:26.0	XRT_FOCUS_POSITION_401_OG [0x191]	XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00
2012/01/27	18:00:30.0	AOCS_ORe-point_Start_2_OG [0x098]	AOCU_NM	5	02-76	00 00 00 00 00
2012/01/27	18:00:46.0	XRT_FLD_DIS_402_OG [0x192]	MDP_XRT_FLD_DIS	1	07-F0	d9
2012/01/27	18:00:48.0	XRT_FLRCTRL_DIS_433_OG [0x1b1]	MDP_XRT_FLRCTRL_DIS	1	07-F0	c9
2012/01/27	18:00:50.0	XRT_ARS_DIS_438_OG [0x1b6]	MDP_XRT_ARS_DIS	1	07-F0	d5
2012/01/27	18:03:28.0	XRT_QT_PROG_SET_425_OG [0x1a9]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 05



Jan 26, 12 13:10

## XRT\_OGLIST\_0396.chk

Page 4/5

2012/01/27	18:03:30.0	XRT_CTRL_AUTO_406_OG [0x196]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/01/27	18:10:24.0	XRT_CTRL_MANU_439_OG [0x1b7]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/01/27	18:10:30.0	AOCS_ORe-point_Start_3_OG [0x099]			
		AOCU_NM	5	02-76	00 d3 65 b9 69
2012/01/27	18:12:56.0	XRT_FOCUS_POSITION_409_OG [0x199]			
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00
2012/01/27	18:13:16.0	XRT_FLD_ENA_411_OG [0x19b]			
		MDP_XRT_FLD_ENA	1	07-F0	d8
2012/01/27	18:13:18.0	XRT_FLRCTRL_ENA_413_OG [0x19d]			
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8
2012/01/27	18:13:20.0	XRT_AEC_RESET_443_OG [0x1bb]			
		MDP_XRT_AEC_RESET	1	07-F0	d0
2012/01/27	18:13:22.0	XRT_ARS_DIS_431_OG [0x1af]			
		MDP_XRT_ARS_DIS	1	07-F0	d5
2012/01/27	18:13:24.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/01/27	18:13:26.0	XRT_QT_PROG_SET_445_OG [0x1bd]			
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 04
2012/01/27	18:13:28.0	XRT_FL_PROG_SET_414_OG [0x19e]			
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 03
2012/01/27	18:13:30.0	XRT_CTRL_AUTO_406_OG [0x196]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/01/27	18:42:30.0	XRT_CTRL_MANU_408_OG [0x198]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/01/27	18:42:32.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/01/27	18:42:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/01/27	18:45:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/01/27	19:05:30.0	XRT_Custom_418_OG [0x1a2]			
2012/01/27	19:06:30.5	XRT_CTRL_AUTO_419_OG [0x1a3]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/01/27	20:19:30.0	XRT_CTRL_MANU_408_OG [0x198]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/01/27	20:19:32.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/01/27	20:19:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/01/27	20:22:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/01/27	20:43:00.0	XRT_Custom_418_OG [0x1a2]			
2012/01/27	20:44:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/01/27	21:57:00.0	XRT_CTRL_MANU_408_OG [0x198]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/01/27	21:57:02.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/01/27	21:57:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/01/27	22:00:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/01/27	22:19:00.5	XRT_Custom_418_OG [0x1a2]			
2012/01/27	22:20:00.5	XRT_CTRL_AUTO_419_OG [0x1a3]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/01/27	23:34:30.0	XRT_CTRL_MANU_408_OG [0x198]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/01/27	23:34:32.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/01/27	23:34:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/01/27	23:37:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/01/27	23:46:00.0	XRT_Custom_418_OG [0x1a2]			
2012/01/27	23:47:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/01/28	01:02:00.0	XRT_CTRL_MANU_408_OG [0x198]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/01/28	01:02:02.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/01/28	01:02:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/01/28	01:05:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/01/28	01:17:30.0	XRT_Custom_418_OG [0x1a2]			
2012/01/28	01:18:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/01/28	02:33:30.0	XRT_CTRL_MANU_408_OG [0x198]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/01/28	02:33:32.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/01/28	02:33:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/01/28	02:36:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/01/28	02:54:00.0	XRT_Custom_418_OG [0x1a2]			
2012/01/28	02:55:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/01/28	04:02:00.0	XRT_CTRL_MANU_408_OG [0x198]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/01/28	04:02:02.0	XRT_FLD_RESET_412_OG [0x19c]			

Jan 26, 12 13:10

## XRT\_OGLIST\_0396.chk

Page 5/5

2012/01/28	04:02:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]	MDP_XRT_FLD_RESET	1	07-F0	da		
2012/01/28	04:05:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]	MDP_XRT_PREFLR_STRT	1	07-F0	e8		
2012/01/28	04:31:30.0	XRT_Custom_418_OG [0x1a2]	MDP_XRT_PREFLR_STOP	1	07-F0	e9		
2012/01/28	04:32:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]	MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/01/28	05:42:30.0	XRT_CTRL_MANU_408_OG [0x198]	MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/01/28	05:42:32.0	XRT_FLD_RESET_412_OG [0x19c]	MDP_XRT_FLD_RESET	1	07-F0	da		
2012/01/28	05:42:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]	MDP_XRT_PREFLR_STRT	1	07-F0	e8		
2012/01/28	05:45:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]	MDP_XRT_PREFLR_STOP	1	07-F0	e9		
2012/01/28	06:09:00.0	XRT_Custom_418_OG [0x1a2]	MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/01/28	06:10:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]	MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/01/28	06:18:54.0	XRT_CTRL_MANU_400_OG [0x190]	XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00		
2012/01/28	06:18:56.0	XRT_FOCUS_POSITION_401_OG [0x191]	AOCU_NM	5	02-76	00 00 00 00 00		
2012/01/28	06:19:00.0	AOCs_OrE-point_Start_2_OG [0x098]	XRT_FLD_DIS_402_OG [0x192]	1	07-F0	d9		
2012/01/28	06:19:16.0	XRT_FLD_DIS_402_OG [0x192]	MDP_XRT_FLD_DIS	1	07-F0	d9		
2012/01/28	06:19:18.0	XRT_FLRCTRL_DIS_433_OG [0x1b1]	MDP_XRT_FLRCTRL_DIS	1	07-F0	c9		
2012/01/28	06:19:20.0	XRT_ARS_DIS_438_OG [0x1b6]	MDP_XRT_ARS_DIS	1	07-F0	d5		
2012/01/28	06:21:58.0	XRT_QT_PROG_SET_425_OG [0x1a9]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 05		
2012/01/28	06:22:00.0	XRT_CTRL_AUTO_406_OG [0x196]	MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/01/28	06:38:54.0	XRT_CTRL_MANU_439_OG [0x1b7]	MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/01/28	06:39:00.0	AOCs_OrE-point_Start_3_OG [0x099]	AOCU_NM	5	02-76	00 d3 65 b9 69		
2012/01/28	06:41:26.0	XRT_FOCUS_POSITION_409_OG [0x199]	XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00		
2012/01/28	06:41:46.0	XRT_FLD_ENA_411_OG [0x19b]	MDP_XRT_FLD_ENA	1	07-F0	d8		
2012/01/28	06:41:48.0	XRT_FLRCTRL_ENA_413_OG [0x19d]	MDP_XRT_FLRCTRL_ENA	1	07-F0	c8		
2012/01/28	06:41:50.0	XRT_AEC_RESET_443_OG [0x1bb]	MDP_XRT_AEC_RESET	1	07-F0	d0		
2012/01/28	06:41:52.0	XRT_ARS_DIS_431_OG [0x1af]	MDP_XRT_ARS_DIS	1	07-F0	d5		
2012/01/28	06:41:54.0	XRT_FLD_RESET_412_OG [0x19c]	MDP_XRT_FLD_RESET	1	07-F0	da		
2012/01/28	06:41:56.0	XRT_QT_PROG_SET_445_OG [0x1bd]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 04		
2012/01/28	06:41:58.0	XRT_FL_PROG_SET_414_OG [0x19e]	MDP_XRT_FL_PROG_SET	2	07-F0	c5 03		
2012/01/28	06:42:00.0	XRT_CTRL_AUTO_406_OG [0x196]	MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/01/28	07:23:00.0	XRT_CTRL_MANU_408_OG [0x198]	MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/01/28	07:23:02.0	XRT_FLD_RESET_412_OG [0x19c]	MDP_XRT_FLD_RESET	1	07-F0	da		
2012/01/28	07:23:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]	MDP_XRT_PREFLR_STRT	1	07-F0	e8		
2012/01/28	07:26:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]	MDP_XRT_PREFLR_STOP	1	07-F0	e9		
2012/01/28	07:46:00.0	XRT_Custom_418_OG [0x1a2]	MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/01/28	07:47:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]	MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/01/28	08:32:00.0	XRT_CTRL_MANU_400_OG [0x190]	AOCs_OrE-point_Start_2_OG [0x098]	5	02-76	00 00 00 00 00		
2012/01/28	09:38:00.0	AOCs_OrE-point_Start_2_OG [0x098]	AOCU_NM	5	02-76	00 00 00 00 00		