

# XRT Timeline to be uploaded on 2012/07/31

Period: 2012/07/31 10:11:00 - 2012/08/04 09:57:00

\* \* \* \* \*

Normal mode

\* \* \* \* \*

XOB #1912: AR Standard-A(Filter-Ratio) with PFB, FW1=Open, 384x384 at 1064 1048, 60s cad With G-band Test													
Term	Pointing (x, y)					Comment							
07/31 10:24:00 - 07/31 17:32:00	Track ( -262.3, -465.7) <sup>Ⓢ 07/31 10:21:00</sup>					# OP start + 10min, AR 11532 Major Flare Watch							
07/31 18:29:30 - 08/01 06:01:54	Track ( -198.7, -467.8) <sup>Ⓢ 07/31 18:26:30</sup>					# AR 11532 cont.							
<b>PROG= 17 Inf.-time(s)</b>													
└─ Subr= 1 1-time(s) 2.0sec													
└─ Seqn= 73 2-time(s) 2.0sec													
	Open/G-band	Open/G-band	close	Safe	Norm	63ms	Obs	1x1	384x384 (1064, 1048)	DPCM	0	0	2.0sec
└─ Subr= 2 2-time(s) 2.0sec													
└─ Seqn= 35 1-time(s) 2.0sec													
	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=98	0	0	2.0sec
	Open/G-band	Open/G-band	open	Safe	Norm	44ms	Obs	1x1	384x384 (1064, 1048)	Q=98	0	0	2.0sec
└─ Seqn= 1 4-time(s) 2.0sec													
	Open/Ti-poly	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
	Open/thick-Al	Open/thick-Be	close	Safe	Norm	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
└─ Seqn= 53 30-time(s) 60.0sec													
	Open/Al-mesh	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
	Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
	Open/Al-mesh	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	1	2.0sec
	Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	1	2.0sec
	Open/Al-mesh	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	2	2.0sec
	Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	2	2.0sec
	Open/Al-mesh	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	3	2.0sec
	Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	3	2.0sec
	Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	

XOB #18FF: Synoptic Q95 2x2 - Al/mesh(12/723) + Dark cal(2x2 4x4 8x8 512 Q98) + Dark cal(1x1 512x2048 - 1x1 2048x512) + Ti-poly(24/1443) + G-band(12)													
Term	Pointing (x, y)					Comment							
07/31 18:19:30 - 07/31 18:26:24	Fixed ( 0.0, 0.0)					synoptic, shifted 16.5 min							
08/01 06:05:00 - 08/01 06:11:54	Fixed ( 0.0, 0.0)					synoptic, shifted 2.0 min							
08/01 18:00:00 - 08/01 18:09:00	Fixed ( 0.0, 0.0)					synoptic, shifted -3.0 min							
08/02 06:11:00 - 08/02 06:17:54	Fixed ( 0.0, 0.0)					synoptic, shifted 8.0 min							

<b>PROG= 03 1-time(s)</b>													
└─ Subr= 1 1-time(s) 12.0sec													
└─ Seqn= 46 1-time(s) 4.0sec													
	Open/Al-mesh	Open/Al-mesh	close	Safe	Norm	12ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
	Open/Al-mesh	Open/Al-mesh	close	Safe	Norm	707ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
└─ Seqn= 5 1-time(s) 2.0sec													
	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	2x2	2048x2048 (1024, 1024)	Q=98	0	0	2.0sec
	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	4x4	2048x2048 (1024, 1024)	Q=98	0	0	2.0sec
	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	8x8	2048x2048 (1024, 1024)	Q=98	0	0	2.0sec
	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	1x1	2048x512 (1024, 1024)	DPCM	0	0	2.0sec
	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	1x1	512x2048 (1024, 1024)	DPCM	0	0	2.0sec
└─ Seqn= 69 1-time(s) 4.0sec													
	Open/Ti-poly	Open/Ti-poly	close	Safe	Norm	24ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
	Open/Ti-poly	Open/Ti-poly	close	Safe	Norm	1.41s	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
└─ Seqn= 9 1-time(s) 2.0sec													
	Open/G-band	Open/G-band	open	Safe	Norm	12ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
	Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	

XOB #1913: AR Standard-A(Filter-Ratio) with PFB, FW1=Open, 384x384 at 1064 1048, 80s cad With G-band Test													
Term	Pointing (x, y)					Comment							
08/01 06:15:00 - 08/01 17:56:54	Track ( -104.3, -470.1) <sup>Ⓢ 08/01 06:12:00</sup>					# AR 11532 cont.							
08/01 18:54:00 - 08/02 06:07:54	Track ( -7.3, -471.3) <sup>Ⓢ 08/01 18:07:00</sup>					# AR 11532 cont.							
08/02 06:21:00 - 08/02 08:49:30	Track ( 92.0, -471.3) <sup>Ⓢ 08/02 06:18:00</sup>					# AR 11532 cont.							

<b>PROG= 11 Inf.-time(s)</b>													
└─ Subr= 1 1-time(s) 2.0sec													
└─ Seqn= 73 2-time(s) 2.0sec													
	Open/G-band	Open/G-band	close	Safe	Norm	63ms	Obs	1x1	384x384 (1064, 1048)	DPCM	0	0	2.0sec
└─ Subr= 2 2-time(s) 2.0sec													
└─ Seqn= 35 1-time(s) 2.0sec													
	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=98	0	0	2.0sec
	Open/G-band	Open/G-band	open	Safe	Norm	44ms	Obs	1x1	384x384 (1064, 1048)	Q=98	0	0	2.0sec
└─ Seqn= 1 4-time(s) 2.0sec													
	Open/Ti-poly	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
	Open/thick-Al	Open/thick-Be	close	Safe	Norm	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
└─ Seqn= 53 25-time(s) 80.0sec													
	Open/Al-mesh	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
	Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
	Open/Al-mesh	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	1	2.0sec
	Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	1	2.0sec
	Open/Al-mesh	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	2	2.0sec

Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	2	2.0sec
Open/Al-mesh	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	3	2.0sec
Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	3	2.0sec
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	

\* \* \* \* \*

### Flare mode

\* \* \* \* \*

<b>XOB #1914: Flare obs. dynamics - Ti_poly high cadence + context (thick-Al-384x384)-15 loops (45ms Gband)</b>												
Term		Pointing (x, y)					Comment					
07/31 10:24:00 - 07/31 17:32:00	Track ( -262.3, -465.7)	⑧ 07/31 10:21:00					# OP start + 10min, AR 11532 Major Flare Watch					
07/31 18:29:30 - 08/01 06:01:54	Track ( -198.7, -467.8)	⑧ 07/31 18:26:30					# AR 11532 cont.					
08/01 06:15:00 - 08/01 17:56:54	Track ( -104.3, -470.1)	⑧ 08/01 06:12:00					# AR 11532 cont.					
08/01 18:54:00 - 08/02 06:07:54	Track ( -7.3, -471.3)	⑧ 08/01 18:07:00					# AR 11532 cont.					
08/02 06:21:00 - 08/02 08:49:30	Track ( 92.0, -471.3)	⑧ 08/02 06:18:00					# AR 11532 cont.					
<b>PROG= 12 15-time(s)</b>												
Subr= 1 45-time(s) 10.0sec												
└─ Seqn= 92 1-time(s) 2.0sec												
└─ Open/Ti-poly Open/thick-Al close Safe Norm 4ms Obs 1x1 384x384 (1024, 1024) DPCM 2 0 2.0sec												
└─ Open/Ti-poly Open/thick-Al close Safe Norm 4ms Obs 1x1 384x384 (1024, 1024) DPCM 3 0 2.0sec												
Subr= 2 1-time(s) 10.0sec												
└─ Seqn= 54 1-time(s) 2.0sec												
└─ Open/thick-Al Open/thick-Al close Safe Norm 1.00s Obs 1x1 384x384 (1024, 1024) DPCM 2 0 2.0sec												
└─ Open/thick-Al Open/thick-Al close Safe Norm 1.00s Obs 1x1 384x384 (1024, 1024) DPCM 3 0 2.0sec												
└─ Seqn= 71 1-time(s) 2.0sec												
└─ Open/G-band Open/G-band open Safe Norm 44ms Obs 1x1 384x384 (1024, 1024) Q=98 0 0 2.0sec												
└─ Open/thick-Al Open/thick-Al close Safe Dark 1.00s Obs 1x1 384x384 (1024, 1024) Q=98 0 0 2.0sec												
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	

\* \* \* \* \*

### Active Region Search

\* \* \* \* \*

NOT USED


\* \* \* \* \*

### Flare Detection


\* \* \* \* \*

<b>FLD Patrol</b>												
Term		Pointing (x, y)					Comment					
07/31 10:23:46 - 07/31 18:16:46	Track ( -262.3, -465.7)	⑧ 07/31 10:21:00					# OP start + 10min, AR 11532 Major Flare Watch					
07/31 18:29:16 - 08/01 06:02:16	Track ( -198.7, -467.8)	⑧ 07/31 18:26:30					# AR 11532 cont.					
08/01 06:14:46 - 08/01 17:57:16	Track ( -104.3, -470.1)	⑧ 08/01 06:12:00					# AR 11532 cont.					
08/01 18:53:46 - 08/02 06:08:16	Track ( -7.3, -471.3)	⑧ 08/01 18:07:00					# AR 11532 cont.					
08/02 06:20:46 - 08/04 09:57:00	Track ( 92.0, -471.3)	⑧ 08/02 06:18:00					# AR 11532 cont.					
Open/Ti-poly	Open/thick-Al	close	Safe	Norm	8ms	Obs	8x8		Q=50		30sec	
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	


### CMDI #0812 2012/07/31




### CMDI #0812 2012/07/31




### CMDI #0812 2012/08/01




CMDI #0812 2012/08/01




CMDI #0812 2012/08/02




CMDI #0812 2012/08/02




CMDI #0812 2012/08/03




CMDI #0812 2012/08/03



CMDI #0812 2012/08/04



CMDI #0812 2012/08/04



(a) Spacecraft Operation Procedure (real-commands)

```
main-051 2012-07-31 14:56:38 205 33 SOLAR-B MAIN //
0001 C.
0002 . C. ***** AOS *****
0003 C.
0004 . C. ;ãAOSYÁY$YÁY-¼Á»Û;ä
0005 C.
0006 C. YÁYB;¼Y³YFYÓYÉÁ+ç®
0007 +. DC 00-00 NULL_DUMMY_CMD
0008 C.
0009 . C. ***** AOCs : Reload orbital element (send every contact) *****
0010 C. Áí;ÈçòÁð•µ°E»Í×ÁÇçÁYçYÁY×Yí;¼YÉ;ÈÈèµ•ííÈ;ÈèÈ¼°ÇÓñ•ñç¼l¹çñÍ;çÄ®, ùñ¹ñèñðñÇÁ+ç®ñ•ñÈñññ³ñÈ;ñ
0011 +. DC 02-8E AOCU_ORB_UPD
0012 C.
0013 C.
0014 . C. *****
0015 C. OP/OGYí;¼YÉ;|YÁYóYx
0016 C. *****
0017 C.
0018 . C. ;ãOP/OGYí;¼YÉ;ä
0019 . S. OP op-051:OP
0020 ()
0021 . S. OG og-051:OG
0022 ()
0023 C.
0024 . C. ;ãNMOG&OPí°èYÁYóYx;ä
0025 C. NMOG(0x200000-0x207FFF;§ 32 kbyte)
0026 +. DC 01-23 DHU_DMA_DMP_PRM_SET
0027 BC (20 00 7f 01 02)
0028 C. çç[HK1_DMP_TOP_ADRS_1] EQ 40
0029 C. çç[HK1_DMP_TOP_ADRS_0] EQ 0
0030 C. çç[HK1_DMP_BLOCK_NUM] EQ 127
0031 C. çç[HK1_DMP_REPEAT_NUM] EQ 0
0032 C. çç[HK1_DMA_DMP_PIM] EQ DHU
0033 +. DC 01-22 DHU_MODE_CHNG
0034 BC (07 0b f8)
0035 C. çç[HK1_PKT_FORM_NO] EQ 7
0036 C. çç[HK1_PKT_GEN_TIME] EQ 0.25 s
0037 C. çç[HK1_S_TLM_BIT_RATE] EQ 32k
0038 C. çç[HK1_X_TLM_BIT_RATE] EQ 4M
0039 C. çç[HK1_DMP_CHK_FLG] EQ EXEC
0040 . C. YÁYóYx¼ªªî»ðð³íç$
0041 C. çç[HK1_DMP_CHK_FLG] EQ NON
0042 . C. RAM ID=NMOGñî¼È¹ç•è²íOKñð³íç$
0043 C.
0044 C. NMOG(0x208000-0x20FFFF;§ 32 kbyte)
0045 +. DC 01-23 DHU_DMA_DMP_PRM_SET
0046 BC (20 80 7f 01 02)
0047 C. çç[HK1_DMP_TOP_ADRS_1] EQ 41
0048 C. çç[HK1_DMP_TOP_ADRS_0] EQ 0
0049 C. çç[HK1_DMP_BLOCK_NUM] EQ 127
0050 C. çç[HK1_DMP_REPEAT_NUM] EQ 0
0051 C. çç[HK1_DMA_DMP_PIM] EQ DHU
0052 +. DC 01-22 DHU_MODE_CHNG
0053 BC (07 0b f8)
0054 C. çç[HK1_PKT_FORM_NO] EQ 7
0055 C. çç[HK1_PKT_GEN_TIME] EQ 0.25 s
0056 C. çç[HK1_S_TLM_BIT_RATE] EQ 32k
0057 C. çç[HK1_X_TLM_BIT_RATE] EQ 4M
0058 C. çç[HK1_DMP_CHK_FLG] EQ EXEC
0059 . C. YÁYóYx¼ªªî»ðð³íç$
0060 C. çç[HK1_DMP_CHK_FLG] EQ NON
0061 . C. RAM ID=NMOGñî¼È¹ç•è²íOKñð³íç$
0062 C.
0063 C. NMOG(0x210000-0x2100FF;§ 256byte)+OP(0x210100-0x2141FF: 16.25kbyte)
0064 +. DC 01-23 DHU_DMA_DMP_PRM_SET
0065 BC (21 00 41 01 02)
0066 C. çç[HK1_DMP_TOP_ADRS_1] EQ 42
0067 C. çç[HK1_DMP_TOP_ADRS_0] EQ 0
0068 C. çç[HK1_DMP_BLOCK_NUM] EQ 65
0069 C. çç[HK1_DMP_REPEAT_NUM] EQ 0
0070 C. çç[HK1_DMA_DMP_PIM] EQ DHU
0071 +. DC 01-22 DHU_MODE_CHNG
0072 BC (07 0b f8)
0073 C. çç[HK1_PKT_FORM_NO] EQ 7
0074 C. çç[HK1_PKT_GEN_TIME] EQ 0.25 s
0075 C. çç[HK1_S_TLM_BIT_RATE] EQ 32k
0076 C. çç[HK1_X_TLM_BIT_RATE] EQ 4M
0077 C. çç[HK1_DMP_CHK_FLG] EQ EXEC
0078 . C. YÁYóYx¼ªªî»ðð³íç$
0079 C. çç[HK1_DMP_CHK_FLG] EQ NON
0080 . C. RAM ID=NMOG,RAM ID=OPñî¼È¹ç•è²íOKñð³íç$
0081 C.
0082 . C. ***** òÈ²¼òí¼Ã´¶í°òÈÈ¬òÄ+ç®(¼åµ-YÁYóYx¼ªªî»ðð³íç®ÄÖÄæç¼ªªî»ðð³íçççç) *****
0083 C. DHUYá;¼YÉ;ÈY¼;Yí;¼YÉ;ÈòÍáñ¹
0084 +. DC 01-22 DHU_MODE_CHNG
0085 BC (02 0a f8)
0086 C. çç[HK1_PKT_FORM_NO] EQ 2
0087 C. çç[HK1_PKT_GEN_TIME] EQ 0.5S
0088 C. çç[HK1_S_TLM_BIT_RATE] EQ 32k
0089 C. çç[HK1_X_TLM_BIT_RATE] EQ 4M
0090 C.
0091 . C. *****
0092 C. TI-CMD SET (OPOG STOP/COPY/START)
0093 C. *****
0094 C.
0095 . C. NOTICE ;§ OPOG UPLOADñ-Á+ç®ñGñî¼È¹çç;ç°È²¼òíTI-CMDÁ+ç®ñî¼È¹Ôñ•ñÈñññ³ñÈ;ñ
```

```

0096 C.                0300; SET0EDUMP0I00iYNY10C100|030E;E
0097 C.
0098 . C. TIY3YBY0Y0E000ADi0 (UT)
0099 +. TI 2012-07-31 10:06:00.0
0100 DC 01-B3 DHU_OP_STOP
0101 C.                00[HK1_TI_CMD_NUM]                EQ        1COUNTUP
0102 C.
0103 +. TI 2012-07-31 10:06:01.0
0104 DC 01-B4 DHU_OP_COPY
0105 C.                00[HK1_TI_CMD_NUM]                EQ        1COUNTUP
0106 C.
0107 +. TI 2012-07-31 10:06:01.0
0108 DC 01-B5 DHU_OPOG_COPY
0109 C.                00[HK1_TI_CMD_NUM]                EQ        1COUNTUP
0110 C.
0111 +. TI 2012-07-31 10:10:59.5
0112 DC 01-B2 DHU_OP_START
0113 C.                00[HK1_TI_CMD_NUM]                EQ        1COUNTUP
0114 C.
0115 C. 0E2%0IAE%iIN0IYAY$YAY-1aIU
0116 C.                00[HK1_TI_CMD_ENA/DIS]                EQ        ENA
0117 C.                00[HK1_TI_CMD_NUM]                EQ        4
0118 C.                00[HK1_NEXT_EXEC_PIM]                EQ        DHU
0119 C.                00[HK1_NEXT_EXEC_DC]                EQ        0xB3
0120 C.
0121 . C. *****
0122 C. TI0I0EYAY0Yx
0123 C. *****
0124 C.
0125 C. TI_TBL(0x03AB00-0x03AEFF;$ 1024byte)
0126 +. DC 01-23 DHU_DMA_DMP_PRM_SET
0127 BC (03 ab 03 01 02)
0128 C.                00[HK1_DMP_TOP_ADRS_1]                EQ        07
0129 C.                00[HK1_DMP_TOP_ADRS_0]                EQ        2B
0130 C.                00[HK1_DMP_BLOCK_NUM]                EQ        3
0131 C.                00[HK1_DMP_REPEAT_NUM]                EQ        0
0132 C.                00[HK1_DMA_DMP_PIM]                EQ        DHU
0133 +. DC 01-22 DHU_MODE_CHNG
0134 BC (07 0b f8)
0135 C.                00[HK1_PKT_FORM_NO]                EQ        7
0136 C.                00[HK1_PKT_GEN_TIME]                EQ        0.25 s
0137 C.                00[HK1_S_TLM_BIT_RATE]                EQ        32k
0138 C.                00[HK1_X_TLM_BIT_RATE]                EQ        4M
0139 C.                00[HK1_DMP_CHK_FLG]                EQ        EXEC
0140 C.
0141 . C. YAY0Yx%aI»003IC$
0142 C.                00[HK1_DMP_CHK_FLG]                EQ        NON
0143 C.
0144 . C. RAM ID=TI_TBL0I%E1C.e2IOK003IC$
0145 C.
0146 . C. DHUYa;Y%E;E%Y%,Yi;Y%E;E00Ia01
0147 +. DC 01-22 DHU_MODE_CHNG
0148 BC (02 0a f8)
0149 C.                00[HK1_PKT_FORM_NO]                EQ        2
0150 C.                00[HK1_PKT_GEN_TIME]                EQ        0.5S
0151 C.                00[HK1_S_TLM_BIT_RATE]                EQ        32K
0152 C.                00[HK1_X_TLM_BIT_RATE]                EQ        4M
0153 C.
0154 C. *****
0155 C. SOT TI command set
0156 C. *****
0157 C. Execute, after the success of OP upload.
0158 +. TI 2012-07-31 10:10:16.0
0159 DC 07-F0 MDP_SOT_MODE_STBY
0160 BC (41)
0161 . C. -----
0162 C. HK1_TI_CMD_NUM = 1 CNTUP [ ]
0163 C. -----
0164 C. ***** SOT END *****
0165 . C. Stop EIS observation and temporarily disable EIS mode changes
0166 C.
0167 C.
0168 C. ***** Start EIS operation (TI set) *****
0169 C. Execute, after the success of OP upload.
0170 C. Set EIS TI-commands
0171 +. TI 2012-07-31 10:10:30.0
0172 DC 07-FC EIS_MODE_MANU
0173 BC (21 02)
0174 +. TI 2012-07-31 10:10:40.0
0175 DC 07-FC EIS_MODE_CHG_DIS
0176 BC (22)
0177 . C. [ ] [HK1_TI_CMD_NUM] EQ 2 COUNTUP
0178 C. ***** End EIS operation (TI set) *****
0179 C.
0180 C.
0181 C.
0182 C. ***** XRT START *****
0183 C. Execute, after the success of OP upload.
0184 +. TI 2012-07-31 10:10:00.0
0185 DC 07-F0 MDP_XRT_MODE_STBY
0186 BC (c3)
0187 . C. [ ] [HK1_TI_CMD_NUM] EQ 1COUNTUP
0188 C.
0189 C. ***** XRT END *****
0190 C.
0191 . C. ***** MDP 0AI0I»0Y0EAD010EDCBC.x2e *****
0192 C. (%a0IY0YAYEY0Y0YAY0Y0E%0004A»0010e)
0193 . S. DC-BC dcbc-402:DCBC

```



```
0194 (MDP_known_event)
0195 C.
0196 C.
0197 . C. ***** ¥ÐŸ!•İ Daily±;İÑøĒ'Øσ¹αēDCBC•x²è *****
0198 . S. DC-BC dcbc-153:DCBC
0199 (SPECIAL-CMD_DAILY_OPERATIN_DCB)
0200 C.
0201 C.
0202 . C. ;ãLOS¥Á¥S¥Ã¥~¼Â»Ü;ã
0203 C.
0204 . C. ***** LOS *****
0205 C.
```





(a) Spacecraft Operation Procedure (real-commands)

```
main-053 2012-07-31 14:56:38 168 33 SOLAR-B MAIN //
0001 C.
0002 . C. ***** AOS *****
0003 C.
0004 . C. ;ãAOSYÁYŞYÁY-¼Á»Û;ã
0005 C.
0006 C. YÀYB;¼Y³YFÝÓYÉÁ+ç®
0007 +. DC 00-00 NULL_DUMMY_CMD
0008 C.
0009 . C. ***** AOCs : Reload orbital element (send every contact) *****
0010 C. Áí;ÈçðÁß•µ°Æ»Í×ÁÇçÍYçYÁY×Yí;¼YÉ;ÈÈ%µ•ííÈ;ÈÈ¼°ÇÒç•ç¼í¹ççí;çÁ® , ùç¹çðçßççÁ+ç®ç•çÈçççç³çÈ;ç
0011 +. DC 02-8E AOCU_ORB_UPD
0012 C.
0013 C.
0014 . C. *****
0015 C. SOT table upload
0016 C. *****
0017 . C. < Stop FG table >
0018 +. DC 07-F0 MDP_FG_CTRL_MANU
0019 BC (51)
0020 . C. -----
0021 C. MDP_FG_CTRL_MODE = MANU [ ]
0022 C. -----
0023 C.
0024 . C. <Upload FG Observation Table>
0025 . S. RAM ram-261:MDP_OBS_F
0026 ( )
0027 C.
0028 . C. < Dump RAMID=MDP_OBS_F >
0029 +. DC 07-F0 MDP_DUMP_FGTBL
0030 BC (82 07 00 00 00 38 b8)
0031 C. -----
0032 C. MDP_OBS_F verify = OK/NG [ ]
0033 C. -----
0034 C.
0035 . C. < Stop SP table >
0036 +. DC 07-F0 MDP_SP_CTRL_MANU
0037 BC (61)
0038 C. -----
0039 C. MDP_SP_CTRL_MODE = MANU [ ]
0040 C. -----
0041 C.
0042 . C. <Upload SP Observation Table>
0043 . S. RAM ram-287:MDP_OBS_S
0044 ( )
0045 C.
0046 . C. < Dump RAMID=MDP_OBS_S >
0047 +. DC 07-F0 MDP_DUMP_SPTBL
0048 BC (83 07 00 00 00 38 b8)
0049 C. -----
0050 C. MDP_OBS_S verify = OK/NG [ ]
0051 C. -----
0052 C.
0053 . C. < Upload DPL table >
0054 C.
0055 C. YçYÁY×Yí;¼YÉçÁ°çÉSTS_CHKçðOFFçÈç¹çë
0056 C.
0057 . S. RAM ram-271:MDP_DPL
0058 ( )
0059 C.
0060 . C. < Dump RAMID=MDP_DPL >
0061 +. DC 07-F0 MDP_DUMP_FGTBL
0062 BC (82 07 00 38 b8 00 40)
0063 C. -----
0064 C. MDP_DPL verify = OK [ ]
0065 C. -----
0066 C.
0067 C. STS_CHKçðONçÈç¹çë
0068 C.
0069 . C. < Update MDP DSC PAR1 >
0070 +. DC 07-F0 MDP_DSC_PAR1_UPDATE
0071 BC (4c)
0072 C. MDP_CMD_CODE = F04C0700 [ ]
0073 C. MDP_CMD_CNT (count-up 1) [ ]
0074 C. -----
0075 C.
0076 . C. *****
0077 C. *****
0078 C. SOT TI command set
0079 C. *****
0080 C. Execute, after the success of TBL upload.
0081 +. TI 2012-07-31 10:10:18.0
0082 DC 07-F0 MDP_SOT_MODE_OBSV
0083 BC (40)
0084 . C. -----
0085 C. HK1_TI_CMD_NUM = 1 CNTUP [ ]
0086 C. -----
0087 C.
0088 C.
0089 C. ***** XRT START *****
0090 C.
0091 +. DC 07-F0 MDP_XRT_CTRL_MANU
0092 BC (c1)
0093 +. DC 07-F0 MDP_XRT_MODE_STBY
0094 BC (c3)
0095 . C. ----- Success Verify ? OK / NG_____
```

```
0096 C.
0097 C. XRT Obs. Table Upload
0098 . S. RAM ram-291:MDP_OBS_X
0099 ( )
0100 C.
0101 +. DC 07-F0 MDP_DUMP_XRTTBL
0102 BC (84 07 00 00 00 3a d4)
0103 . C. ----- Comparison Check ? OK / ERR ____
0104 C.
0105 C.
0106 +. DC 07-F0 MDP_XRT_ROI_SET
0107 BC (cd 01 b1 b1 04 04)
0108 + DC 07-F0 MDP_XRT_ROI_SET
0109 BC (cd 02 b1 b1 08 08)
0110 + DC 07-F0 MDP_XRT_ROI_SET
0111 BC (cd 03 b1 b1 08 08)
0112 + DC 07-F0 MDP_XRT_ROI_SET
0113 BC (cd 04 b1 b1 06 06)
0114 + DC 07-F0 MDP_XRT_ROI_SET
0115 BC (cd 05 85 83 06 06)
0116 + DC 07-F0 MDP_XRT_ROI_SET
0117 BC (cd 06 85 83 06 06)
0118 + DC 07-F0 MDP_XRT_ROI_SET
0119 BC (cd 07 80 80 20 20)
0120 + DC 07-F0 MDP_XRT_ROI_SET
0121 BC (cd 08 80 80 20 08)
0122 + DC 07-F0 MDP_XRT_ROI_SET
0123 BC (cd 09 80 80 08 20)
0124 + DC 07-F0 MDP_XRT_ROI_SET
0125 BC (cd 0f 80 80 06 06)
0126 + DC 07-F0 MDP_XRT_FLD_DIS
0127 BC (d9)
0128 + DC 07-F0 MDP_XRT_FLRCTRL_DIS
0129 BC (c9)
0130 + DC 07-F0 MDP_XRT_AEC_RESET
0131 BC (d0)
0132 + DC 07-F0 MDP_XRT_ARS_DIS
0133 BC (d5)
0134 + DC 07-F0 MDP_XRT_FLD_RESET
0135 BC (da)
0136 + DC 07-F0 MDP_XRT_QT_PROG_SET
0137 BC (c4 0b)
0138 + DC 07-F0 MDP_XRT_FL_PROG_SET
0139 BC (c5 0c)
0140 . C. ----- Success Verify ? OK / NG ____
0141 C.
0142 C.
0143 . C. All OK? Yes--> Please Proceed. / No --> Stop here.
0144 C.
0145 +. DC 07-F0 MDP_XRT_MODE_OBSV
0146 BC (c2)
0147 +. TI 2012-07-31 10:10:02.0
0148 DC 07-F0 MDP_XRT_MODE_OBSV
0149 BC (c2)
0150 . C. ----- Success Verify ? OK / NG ____
0151 C.
0152 C. ***** XRT END *****
0153 C.
0154 . C. ***** MDP `ûÃîaî»ó%ÿaÈÁð¹aèDCBC•x²è *****
0155 C. (%a°îÿÓŸÁŸÈŸPŸEŸŸàŸçŸèaE%¼a¼Å»Û¹aè)
0156 . S. DC-BC dcbc-402:DCBC
0157 (MDP_known_event)
0158 C.
0159 C.
0160 . C. ***** ŸDŸ¹•İ Daily±;îŒaÈ´Øa¹aèDCBC•x²è *****
0161 . S. DC-BC dcbc-153:DCBC
0162 (SPECIAL-CMD_DAILY_OPERATIN_DCB)
0163 C.
0164 C.
0165 . C. ;ãLOSŸÁŸSŸŸÅŸ~¼Å»Û;ã
0166 C.
0167 . C. ***** LOS *****
0168 C.
```

Jul 31, 12 14:56

## XRT\_OGLIST\_0812.chk

Page 1/6

\*\*\* OP Sequence for XRT \*\*\*

2012/07/31	10:20:54.0	XRT_CTRL_MANU_439_OG [0x1b7]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/07/31	10:21:00.0	AOCS_ORe-point_Start_1_OG [0x097]							
		AOCU_NM	5	02-76	04 00 00 00 00				
2012/07/31	10:23:26.0	XRT_FOCUS_POSITION_409_OG [0x199]							
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00				
2012/07/31	10:23:46.0	XRT_FLD_ENA_411_OG [0x19b]							
		MDP_XRT_FLD_ENA	1	07-F0	d8				
2012/07/31	10:23:48.0	XRT_FLRCTRL_ENA_413_OG [0x19d]							
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8				
2012/07/31	10:23:50.0	XRT_AEC_RESET_443_OG [0x1bb]							
		MDP_XRT_AEC_RESET	1	07-F0	d0				
2012/07/31	10:23:52.0	XRT_ARS_DIS_431_OG [0x1af]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/07/31	10:23:54.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/07/31	10:23:56.0	XRT_QT_PROG_SET_432_OG [0x1b0]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 11				
2012/07/31	10:23:58.0	XRT_FL_PROG_SET_403_OG [0x193]							
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 0c				
2012/07/31	10:24:00.0	XRT_CTRL_AUTO_406_OG [0x196]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/07/31	10:58:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/07/31	10:58:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/07/31	10:58:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/07/31	11:01:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/07/31	11:24:30.0	XRT_Custom_418_OG [0x1a2]							
2012/07/31	11:25:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/07/31	12:36:30.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/07/31	12:36:32.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/07/31	12:36:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/07/31	12:39:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/07/31	13:03:00.0	XRT_Custom_418_OG [0x1a2]							
2012/07/31	13:04:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/07/31	14:15:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/07/31	14:15:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/07/31	14:15:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/07/31	14:18:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/07/31	14:52:30.0	XRT_Custom_418_OG [0x1a2]							
2012/07/31	14:53:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/07/31	15:53:30.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/07/31	15:53:32.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/07/31	15:53:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/07/31	15:56:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/07/31	16:39:30.0	XRT_Custom_418_OG [0x1a2]							
2012/07/31	16:40:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/07/31	17:32:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/07/31	17:32:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/07/31	17:32:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/07/31	17:35:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/07/31	18:16:24.0	XRT_CTRL_MANU_400_OG [0x190]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/07/31	18:16:26.0	XRT_FOCUS_POSITION_401_OG [0x191]							
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00				
2012/07/31	18:16:30.0	AOCS_ORe-point_Start_2_OG [0x098]							
		AOCU_NM	5	02-76	00 00 00 00 00				
2012/07/31	18:16:46.0	XRT_FLD_DIS_402_OG [0x192]							
		MDP_XRT_FLD_DIS	1	07-F0	d9				
2012/07/31	18:16:48.0	XRT_FLRCTRL_DIS_433_OG [0x1b1]							
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9				
2012/07/31	18:16:50.0	XRT_ARS_DIS_438_OG [0x1b6]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/07/31	18:19:28.0	XRT_QT_PROG_SET_427_OG [0x1ab]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 03				
2012/07/31	18:19:30.0	XRT_CTRL_AUTO_406_OG [0x196]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/07/31	18:26:24.0	XRT_CTRL_MANU_439_OG [0x1b7]							

Jul 31, 12 14:56

## XRT\_OGLIST\_0812.chk

Page 2/6

2012/07/31	18:26:30.0	AOCS_ORe-point_Start_1_OG [0x097]	MDP_XRT_CTRL_MANU	1	07-F0	c1
		AOCU_NM		5	02-76	04 00 00 00 00
2012/07/31	18:28:56.0	XRT_FOCUS_POSITION_409_OG [0x199]	XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00
2012/07/31	18:29:16.0	XRT_FLD_ENA_411_OG [0x19b]	MDP_XRT_FLD_ENA	1	07-F0	d8
2012/07/31	18:29:18.0	XRT_FLRCTRL_ENA_413_OG [0x19d]	MDP_XRT_FLRCTRL_ENA	1	07-F0	c8
2012/07/31	18:29:20.0	XRT_AEC_RESET_443_OG [0x1bb]	MDP_XRT_AEC_RESET	1	07-F0	d0
2012/07/31	18:29:22.0	XRT_ARS_DIS_431_OG [0x1af]	MDP_XRT_ARS_DIS	1	07-F0	d5
2012/07/31	18:29:24.0	XRT_FLD_RESET_412_OG [0x19c]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/07/31	18:29:26.0	XRT_QT_PROG_SET_432_OG [0x1b0]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 11
2012/07/31	18:29:28.0	XRT_FL_PROG_SET_403_OG [0x193]	MDP_XRT_FL_PROG_SET	2	07-F0	c5 0c
2012/07/31	18:29:30.0	XRT_CTRL_AUTO_406_OG [0x196]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/07/31	19:10:30.0	XRT_CTRL_MANU_408_OG [0x198]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/07/31	19:10:32.0	XRT_FLD_RESET_412_OG [0x19c]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/07/31	19:10:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/07/31	19:13:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/07/31	19:53:00.0	XRT_Custom_418_OG [0x1a2]				
2012/07/31	19:54:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/07/31	20:49:00.0	XRT_CTRL_MANU_408_OG [0x198]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/07/31	20:49:02.0	XRT_FLD_RESET_412_OG [0x19c]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/07/31	20:49:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/07/31	20:52:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/07/31	21:30:30.0	XRT_Custom_418_OG [0x1a2]				
2012/07/31	21:31:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/07/31	22:27:30.0	XRT_CTRL_MANU_408_OG [0x198]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/07/31	22:27:32.0	XRT_FLD_RESET_412_OG [0x19c]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/07/31	22:27:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/07/31	22:30:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/07/31	23:05:00.0	XRT_Custom_418_OG [0x1a2]				
2012/07/31	23:06:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/08/01	00:06:00.0	XRT_CTRL_MANU_408_OG [0x198]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/08/01	00:06:02.0	XRT_FLD_RESET_412_OG [0x19c]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/08/01	00:06:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/08/01	00:09:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/08/01	00:32:00.0	XRT_Custom_418_OG [0x1a2]				
2012/08/01	00:33:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/08/01	01:44:00.0	XRT_CTRL_MANU_408_OG [0x198]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/08/01	01:44:02.0	XRT_FLD_RESET_412_OG [0x19c]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/08/01	01:44:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/08/01	01:47:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/08/01	02:10:30.0	XRT_Custom_418_OG [0x1a2]				
2012/08/01	02:11:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/08/01	03:21:00.0	XRT_CTRL_MANU_408_OG [0x198]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/08/01	03:21:02.0	XRT_FLD_RESET_412_OG [0x19c]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/08/01	03:21:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/08/01	03:24:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/08/01	03:49:00.0	XRT_Custom_418_OG [0x1a2]				
2012/08/01	03:50:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/08/01	04:51:30.0	XRT_CTRL_MANU_408_OG [0x198]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/08/01	04:51:32.0	XRT_FLD_RESET_412_OG [0x19c]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/08/01	04:51:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]	MDP_XRT_PREFLR_STRT	1	07-F0	e8

Jul 31, 12 14:56

## XRT\_OGLIST\_0812.chk

Page 3/6

2012/08/01	04:54:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/01	05:27:30.0	XRT_Custom_418_OG [0x1a2]							
2012/08/01	05:28:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/01	06:01:54.0	XRT_CTRL_MANU_400_OG [0x190]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/01	06:01:56.0	XRT_FOCUS_POSITION_401_OG [0x191]							
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00				
2012/08/01	06:02:00.0	AOCS_Ore-point_Start_2_OG [0x098]							
		AOCU_NM	5	02-76	00 00 00 00 00				
2012/08/01	06:02:16.0	XRT_FLD_DIS_402_OG [0x192]							
		MDP_XRT_FLD_DIS	1	07-F0	d9				
2012/08/01	06:02:18.0	XRT_FLRCTRL_DIS_433_OG [0x1b1]							
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9				
2012/08/01	06:02:20.0	XRT_ARS_DIS_438_OG [0x1b6]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/08/01	06:04:58.0	XRT_QT_PROG_SET_427_OG [0x1ab]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 03				
2012/08/01	06:05:00.0	XRT_CTRL_AUTO_406_OG [0x196]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/01	06:11:54.0	XRT_CTRL_MANU_439_OG [0x1b7]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/01	06:12:00.0	AOCS_Ore-point_Start_1_OG [0x097]							
		AOCU_NM	5	02-76	04 00 00 00 00				
2012/08/01	06:14:26.0	XRT_FOCUS_POSITION_409_OG [0x199]							
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00				
2012/08/01	06:14:46.0	XRT_FLD_ENA_411_OG [0x19b]							
		MDP_XRT_FLD_ENA	1	07-F0	d8				
2012/08/01	06:14:48.0	XRT_FLRCTRL_ENA_413_OG [0x19d]							
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8				
2012/08/01	06:14:50.0	XRT_AEC_RESET_443_OG [0x1bb]							
		MDP_XRT_AEC_RESET	1	07-F0	d0				
2012/08/01	06:14:52.0	XRT_ARS_DIS_431_OG [0x1af]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/08/01	06:14:54.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/01	06:14:56.0	XRT_QT_PROG_SET_421_OG [0x1a5]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 0b				
2012/08/01	06:14:58.0	XRT_FL_PROG_SET_403_OG [0x193]							
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 0c				
2012/08/01	06:15:00.0	XRT_CTRL_AUTO_406_OG [0x196]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/01	06:32:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/01	06:32:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/01	06:32:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/01	06:35:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/01	07:06:00.0	XRT_Custom_418_OG [0x1a2]							
2012/08/01	07:07:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/01	08:12:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/01	08:12:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/01	08:12:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/01	08:15:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/01	08:44:30.0	XRT_Custom_418_OG [0x1a2]							
2012/08/01	08:45:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/01	09:52:30.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/01	09:52:32.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/01	09:52:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/01	09:55:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/01	10:23:00.0	XRT_Custom_418_OG [0x1a2]							
2012/08/01	10:24:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/01	11:35:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/01	11:35:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/01	11:35:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/01	11:38:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/01	12:01:30.0	XRT_Custom_418_OG [0x1a2]							
2012/08/01	12:02:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/01	13:13:30.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/01	13:13:32.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/01	13:13:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				



Jul 31, 12 14:56

## XRT\_OGLIST\_0812.chk

Page 4/6

2012/08/01	13:16:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/01	13:40:00.0	XRT_Custom_418_OG [0x1a2]							
2012/08/01	13:41:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/01	14:52:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/01	14:52:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/01	14:52:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/01	14:55:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/01	15:39:30.0	XRT_Custom_418_OG [0x1a2]							
2012/08/01	15:40:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/01	16:30:30.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/01	16:30:32.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/01	16:30:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/01	16:33:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/01	17:16:30.0	XRT_Custom_418_OG [0x1a2]							
2012/08/01	17:17:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/01	17:56:54.0	XRT_CTRL_MANU_400_OG [0x190]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/01	17:56:56.0	XRT_FOCUS_POSITION_401_OG [0x191]							
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00				
2012/08/01	17:57:00.0	AOCS_OrE-point_Start_2_OG [0x098]							
		AOCU_NM	5	02-76	00 00 00 00 00				
2012/08/01	17:57:16.0	XRT_FLD_DIS_402_OG [0x192]							
		MDP_XRT_FLD_DIS	1	07-F0	d9				
2012/08/01	17:57:18.0	XRT_FLRCTRL_DIS_433_OG [0x1b1]							
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9				
2012/08/01	17:57:20.0	XRT_ARS_DIS_438_OG [0x1b6]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/08/01	17:59:58.0	XRT_QT_PROG_SET_427_OG [0x1ab]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 03				
2012/08/01	18:00:00.0	XRT_CTRL_AUTO_406_OG [0x196]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/01	18:07:00.0	AOCS_OrE-point_Start_1_OG [0x097]							
		AOCU_NM	5	02-76	04 00 00 00 00				
2012/08/01	18:09:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/01	18:09:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/01	18:09:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/01	18:12:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/01	18:53:24.0	XRT_CTRL_MANU_428_OG [0x1ac]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/01	18:53:26.0	XRT_FOCUS_POSITION_409_OG [0x199]							
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00				
2012/08/01	18:53:46.0	XRT_FLD_ENA_411_OG [0x19b]							
		MDP_XRT_FLD_ENA	1	07-F0	d8				
2012/08/01	18:53:48.0	XRT_FLRCTRL_ENA_413_OG [0x19d]							
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8				
2012/08/01	18:53:50.0	XRT_AEC_RESET_443_OG [0x1bb]							
		MDP_XRT_AEC_RESET	1	07-F0	d0				
2012/08/01	18:53:52.0	XRT_ARS_DIS_431_OG [0x1af]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/08/01	18:53:54.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/01	18:53:56.0	XRT_QT_PROG_SET_421_OG [0x1a5]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 0b				
2012/08/01	18:53:58.0	XRT_FL_PROG_SET_403_OG [0x193]							
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 0c				
2012/08/01	18:54:00.0	XRT_CTRL_AUTO_406_OG [0x196]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/01	19:47:30.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/01	19:47:32.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/01	19:47:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/01	19:50:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/01	20:30:30.0	XRT_Custom_418_OG [0x1a2]							
2012/08/01	20:31:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/01	21:26:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/01	21:26:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/01	21:26:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/01	21:29:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/01	22:06:30.0	XRT_Custom_418_OG [0x1a2]							

Jul 31, 12 14:56

## XRT\_OGLIST\_0812.chk

2012/08/01	22:07:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/08/01	23:04:30.0	XRT_CTRL_MANU_408_OG [0x198]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/08/01	23:04:32.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/08/01	23:04:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/08/01	23:07:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/08/01	23:35:00.0	XRT_Custom_418_OG [0x1a2]			
2012/08/01	23:36:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/08/02	00:43:00.0	XRT_CTRL_MANU_408_OG [0x198]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/08/02	00:43:02.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/08/02	00:43:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/08/02	00:46:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/08/02	01:09:30.0	XRT_Custom_418_OG [0x1a2]			
2012/08/02	01:10:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/08/02	02:21:00.0	XRT_CTRL_MANU_408_OG [0x198]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/08/02	02:21:02.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/08/02	02:21:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/08/02	02:24:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/08/02	02:48:00.0	XRT_Custom_418_OG [0x1a2]			
2012/08/02	02:49:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/08/02	03:49:00.0	XRT_CTRL_MANU_408_OG [0x198]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/08/02	03:49:02.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/08/02	03:49:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/08/02	03:52:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/08/02	04:26:30.0	XRT_Custom_418_OG [0x1a2]			
2012/08/02	04:27:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/08/02	05:29:30.0	XRT_CTRL_MANU_408_OG [0x198]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/08/02	05:29:32.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/08/02	05:29:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/08/02	05:32:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/08/02	06:05:00.0	XRT_Custom_418_OG [0x1a2]			
2012/08/02	06:06:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/08/02	06:07:54.0	XRT_CTRL_MANU_400_OG [0x190]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/08/02	06:07:56.0	XRT_FOCUS_POSITION_401_OG [0x191]			
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00
2012/08/02	06:08:00.0	AOCS_Orе-point_Start_2_OG [0x098]			
		AOCU_NM	5	02-76	00 00 00 00 00
2012/08/02	06:08:16.0	XRT_FLD_DIS_402_OG [0x192]			
		MDP_XRT_FLD_DIS	1	07-F0	d9
2012/08/02	06:08:18.0	XRT_FLRCTRL_DIS_433_OG [0x1b1]			
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9
2012/08/02	06:08:20.0	XRT_ARS_DIS_438_OG [0x1b6]			
		MDP_XRT_ARS_DIS	1	07-F0	d5
2012/08/02	06:10:58.0	XRT_QT_PROG_SET_427_OG [0x1ab]			
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 03
2012/08/02	06:11:00.0	XRT_CTRL_AUTO_406_OG [0x196]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/08/02	06:17:54.0	XRT_CTRL_MANU_439_OG [0x1b7]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/08/02	06:18:00.0	AOCS_Orе-point_Start_1_OG [0x097]			
		AOCU_NM	5	02-76	04 00 00 00 00
2012/08/02	06:20:26.0	XRT_FOCUS_POSITION_409_OG [0x199]			
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00
2012/08/02	06:20:46.0	XRT_FLD_ENA_411_OG [0x19b]			
		MDP_XRT_FLD_ENA	1	07-F0	d8
2012/08/02	06:20:48.0	XRT_FLRCTRL_ENA_413_OG [0x19d]			
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8
2012/08/02	06:20:50.0	XRT_AEC_RESET_443_OG [0x1bb]			
		MDP_XRT_AEC_RESET	1	07-F0	d0
2012/08/02	06:20:52.0	XRT_ARS_DIS_431_OG [0x1af]			
		MDP_XRT_ARS_DIS	1	07-F0	d5
2012/08/02	06:20:54.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/08/02	06:20:56.0	XRT_QT_PROG_SET_421_OG [0x1a5]			
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 0b
2012/08/02	06:20:58.0	XRT_FL_PROG_SET_403_OG [0x193]			
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 0c

Jul 31, 12 14:56

## XRT\_OGLIST\_0812.chk

Page 6/6

2012/08/02	06:21:00.0	XRT_CTRL_AUTO_406_OG [0x196]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/02	07:10:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/02	07:10:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/02	07:10:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/02	07:13:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/02	07:43:30.0	XRT_Custom_418_OG [0x1a2]							
2012/08/02	07:44:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/02	08:49:30.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/02	08:49:32.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/02	08:49:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/02	08:52:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/02	10:30:00.0	AOCS_ORe-point_Start_2_OG [0x098]							
		AOCU_NM	5	02-76	00 00 00 00 00				