

# XRT Timeline to be uploaded on 2012/08/07

Period: 2012/08/07 10:43:00 - 2012/08/11 10:28:00

\* \* \* \* \*

Normal mode

\* \* \* \* \*

XOB #1913: AR Standard-A(Filter-Ratio) with PFB, FW1=Open, 384x384 at 1064 1048, 80s cad With G-band Test													
Term	Pointing (x, y)							Comment					
08/07 10:53:30 - 08/07 12:03:00	Track ( -558.3, 165.4) <sup>Ⓢ 08/07 10:53:00</sup>	# OP start + 10min, Too HOP160 (2 hrs)											
<b>PROG= 11 Inf.-time(s)</b>													
┌ Subr= 1 1-time(s) 2.0sec													
└ Seqn= 73 2-time(s) 2.0sec													
	Open/G-band	Open/G-band	close	Safe	Norm	63ms	Obs	1x1	384x384 (1064, 1048)	DPCM	0	0	2.0sec
┌ Subr= 2 2-time(s) 2.0sec													
└ Seqn= 35 1-time(s) 2.0sec													
	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=98	0	0	2.0sec
	Open/G-band	Open/G-band	open	Safe	Norm	44ms	Obs	1x1	384x384 (1064, 1048)	Q=98	0	0	2.0sec
└ Seqn= 1 4-time(s) 2.0sec													
	Open/Ti-poly	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
	Open/thick-Al	Open/thick-Be	close	Safe	Norm	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
└ Seqn= 53 25-time(s) 80.0sec													
	Open/Al-mesh	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
	Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
	Open/Al-mesh	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	1	2.0sec
	Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	1	2.0sec
	Open/Al-mesh	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	2	2.0sec
	Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	2	2.0sec
	Open/Al-mesh	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	3	2.0sec
	Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	3	2.0sec
	Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	

XOB #1912: AR Standard-A(Filter-Ratio) with PFB, FW1=Open, 384x384 at 1064 1048, 60s cad With G-band Test													
Term	Pointing (x, y)							Comment					
08/07 12:28:36 - 08/07 15:20:00	Track ( -887.4, -291.9) <sup>Ⓢ 08/07 12:10:00</sup>	Observe AR 11542											
08/07 17:43:36 - 08/08 04:17:00	Track ( -878.2, -296.5) <sup>Ⓢ 08/07 17:00:00</sup>	Track AR 11542											
08/08 05:40:30 - 08/08 08:59:54	Track ( -845.2, -308.2) <sup>Ⓢ 08/08 05:40:00</sup>	track AR 11542											
08/08 09:00:30 - 08/08 17:36:00	Track ( -834.5, -311.2) <sup>Ⓢ 08/08 09:00:00</sup>	* Track AR 11542 - possible update to tracking curve at this time.											
08/08 19:57:01 - 08/08 23:49:00	Track ( -795.7, -320.4) <sup>Ⓢ 08/08 19:20:00</sup>	track AR 11542: XRT bakeout on 9 Aug.											
<b>PROG= 17 Inf.-time(s)</b>													
┌ Subr= 1 1-time(s) 2.0sec													
└ Seqn= 73 2-time(s) 2.0sec													
	Open/G-band	Open/G-band	close	Safe	Norm	63ms	Obs	1x1	384x384 (1064, 1048)	DPCM	0	0	2.0sec
┌ Subr= 2 2-time(s) 2.0sec													
└ Seqn= 35 1-time(s) 2.0sec													
	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=98	0	0	2.0sec
	Open/G-band	Open/G-band	open	Safe	Norm	44ms	Obs	1x1	384x384 (1064, 1048)	Q=98	0	0	2.0sec
└ Seqn= 1 4-time(s) 2.0sec													
	Open/Ti-poly	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
	Open/thick-Al	Open/thick-Be	close	Safe	Norm	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
└ Seqn= 53 30-time(s) 60.0sec													
	Open/Al-mesh	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
	Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
	Open/Al-mesh	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	1	2.0sec
	Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	1	2.0sec
	Open/Al-mesh	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	2	2.0sec
	Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	2	2.0sec
	Open/Al-mesh	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	3	2.0sec
	Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	3	2.0sec
	Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	

XOB #18FF: Synoptic Q95 2x2 - Al/mesh(12/723) + Dark cal(2x2 4x4 8x8 512 Q98) + Dark cal(1x1 512x2048 - 1x1 2048x512) + Ti-poly(24/1443) + G-band(12)													
Term	Pointing (x, y)							Comment					
08/07 16:08:00 - 08/07 16:16:31	Fixed ( 0.0, 0.0)	synoptic, SOT flat field (1 hr)											
08/08 05:33:00 - 08/08 05:39:54	Fixed ( 0.0, 0.0)	synoptic, shifted -30.0 min											
08/08 18:23:00 - 08/08 18:31:59	Fixed ( 0.0, 0.0)	synoptic, shifted 20.0 min, SOT flat field (1hr)											
<b>PROG= 03 1-time(s)</b>													
┌ Subr= 1 1-time(s) 12.0sec													
└ Seqn= 46 1-time(s) 4.0sec													
	Open/Al-mesh	Open/Al-mesh	close	Safe	Norm	12ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
	Open/Al-mesh	Open/Al-mesh	close	Safe	Norm	707ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
└ Seqn= 5 1-time(s) 2.0sec													
	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	2x2	2048x2048 (1024, 1024)	Q=98	0	0	2.0sec
	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	4x4	2048x2048 (1024, 1024)	Q=98	0	0	2.0sec
	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	8x8	2048x2048 (1024, 1024)	Q=98	0	0	2.0sec
	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	1x1	2048x512 (1024, 1024)	DPCM	0	0	2.0sec
	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	1x1	512x2048 (1024, 1024)	DPCM	0	0	2.0sec
└ Seqn= 69 1-time(s) 4.0sec													
	Open/Ti-poly	Open/Ti-poly	close	Safe	Norm	24ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec

Open/Ti-poly	Open/Ti-poly	close	Safe	Norm	1.41s	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
<b>Seqn= 9</b>		<b>1-time(s)</b>		<b>2.0sec</b>								
Open/G-band	Open/G-band	open	Safe	Norm	12ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	

**XOB #1917: Full Disk Q95 2x2 - Al/mesh(12/723) + Ti-poly(24/1443) +Al-Thick(65)-5min-cad**

Term	Pointing (x, y)	Comment
08/07 16:19:37 - 08/07 16:58:30	Fixed ( 0.0, 0.0)	synoptic, SOT flat field (1 hr)
08/08 18:35:05 - 08/08 19:14:30	Fixed ( 0.0, 0.0)	synoptic, shifted 20.0 min, SOT flat field (1hr)

**PROG= 19 Inf.-time(s)**

<b>Subr= 1</b>	<b>1-time(s)</b>	<b>312.0sec</b>										
<b>Seqn= 46</b>	<b>1-time(s)</b>	<b>4.0sec</b>										
Open/Al-mesh	Open/Al-mesh	close	Safe	Norm	12ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
Open/Al-mesh	Open/Al-mesh	close	Safe	Norm	707ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
<b>Seqn= 69</b>	<b>1-time(s)</b>	<b>4.0sec</b>										
Open/Ti-poly	Open/Ti-poly	close	Safe	Norm	24ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
Open/Ti-poly	Open/Ti-poly	close	Safe	Norm	1.41s	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
<b>Seqn= 12</b>	<b>1-time(s)</b>	<b>2.0sec</b>										
Open/thick-Al	Open/thick-Al	close	Safe	Norm	64.0s	Obs	2x2	2048x2048 (1024, 1024)	Q=98	0	0	2.0sec
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	

\* \* \* \* \*

**Flare mode**

\* \* \* \* \*

**XOB #1914: Flare obs. dynamics - Ti\_poly high cadence + context (thick-Al-384x384)-15 loops (45ms Gband)**

Term	Pointing (x, y)	Comment
08/07 10:53:30 - 08/07 12:03:00	Track ( -558.3, 165.4) <sup>Ⓢ 08/07 10:53:00</sup>	# OP start + 10min, Too HOP160 (2 hrs)
08/07 12:28:36 - 08/07 15:20:00	Track ( -887.4, -291.9) <sup>Ⓢ 08/07 12:10:00</sup>	Observe AR 11542
08/07 17:43:36 - 08/08 04:17:00	Track ( -878.2, -296.5) <sup>Ⓢ 08/07 17:00:00</sup>	Track AR 11542
08/08 05:40:30 - 08/08 08:59:54	Track ( -845.2, -308.2) <sup>Ⓢ 08/08 05:40:00</sup>	track AR 11542
08/08 09:00:30 - 08/08 17:36:00	Track ( -834.5, -311.2) <sup>Ⓢ 08/08 09:00:00</sup>	* Track AR 11542 - possible update to tracking curve at this time.
08/08 19:57:01 - 08/08 23:49:00	Track ( -795.7, -320.4) <sup>Ⓢ 08/08 19:20:00</sup>	track AR 11542: XRT bakeout on 9 Aug.

**PROG= 12 15-time(s)**

<b>Subr= 1</b>	<b>45-time(s)</b>	<b>10.0sec</b>										
<b>Seqn= 92</b>	<b>1-time(s)</b>	<b>2.0sec</b>										
Open/Ti-poly	Open/thick-Al	close	Safe	Norm	4ms	Obs	1x1	384x384 (1024, 1024)	DPCM	2	0	2.0sec
Open/Ti-poly	Open/thick-Al	close	Safe	Norm	4ms	Obs	1x1	384x384 (1024, 1024)	DPCM	3	0	2.0sec
<b>Subr= 2</b>	<b>1-time(s)</b>	<b>10.0sec</b>										
<b>Seqn= 54</b>	<b>1-time(s)</b>	<b>2.0sec</b>										
Open/thick-Al	Open/thick-Al	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1024, 1024)	DPCM	2	0	2.0sec
Open/thick-Al	Open/thick-Al	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1024, 1024)	DPCM	3	0	2.0sec
<b>Seqn= 71</b>	<b>1-time(s)</b>	<b>2.0sec</b>										
Open/G-band	Open/G-band	open	Safe	Norm	44ms	Obs	1x1	384x384 (1024, 1024)	Q=98	0	0	2.0sec
Open/thick-Al	Open/thick-Al	close	Safe	Dark	1.00s	Obs	1x1	384x384 (1024, 1024)	Q=98	0	0	2.0sec
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	

\* \* \* \* \*

**Active Region Search**

\* \* \* \* \*

NOT USED

\* \* \* \* \*


**Flare Detection**

\* \* \* \* \*


**FLD Patrol**

Term	Pointing (x, y)	Comment									
08/07 10:53:16 - 08/07 16:05:16	Track ( -558.3, 165.4) <sup>Ⓢ 08/07 10:53:00</sup>	# OP start + 10min, Too HOP160 (2 hrs)									
08/07 17:43:22 - 08/08 05:30:16	Track ( -878.2, -296.5) <sup>Ⓢ 08/07 17:00:00</sup>	Track AR 11542									
08/08 05:40:16 - 08/08 18:20:16	Track ( -845.2, -308.2) <sup>Ⓢ 08/08 05:40:00</sup>	track AR 11542									
08/08 19:20:16 - 08/11 10:28:00	Track ( -795.7, -320.4) <sup>Ⓢ 08/08 19:20:00</sup>	track AR 11542: XRT bakeout on 9 Aug.									
Open/Ti-poly	Open/thick-Al	close	Safe	Norm	8ms	Obs	8x8		Q=50		30sec
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval


### CMDI #0829 2012/08/07




### CMDI #0829 2012/08/07




### CMDI #0829 2012/08/08




CMDI #0829 2012/08/08




CMDI #0829 2012/08/09




CMDI #0829 2012/08/09




CMDI #0829 2012/08/10




CMDI #0829 2012/08/10



CMDI #0829 2012/08/11



CMDI #0829 2012/08/11



(a) Spacecraft Operation Procedure (real-commands)

```

main-065 2012-08-07 14:32:33 289 33 SOLAR-B MAIN //
0001 C.
0002 . C. ***** AOS *****
0003 C.
0004 . C. ;ãAOSYÁYŞYÄY-¼Ä»Û;ã
0005 C.
0006 C. YÀYß;¼Y³YÞYÓYÉÄ+¿®
0007 +. DC 00-00 NULL_DUMMY_CMD
0008 C.
0009 . C. ***** AOCs : Reload orbital element (send every contact) *****
0010 C. Áí;Ëð¿ðÄð•µ°È»Í×ÁÇðÍYÇYÄY×YÍ;¼YÉ;ËÈÈ¼µ•íÉ;ÈðÈ¼°ÇÖð•µ¿¼í¹ÇðÍ;ÇÄ®, ùð¹ðÈððÇÄ+¿®ð•ðÈððð³ðÈ;f
0011 +. DC 02-8E AOCU_ORB_UPD
0012 C.
0013 C.
0014 . C. *****
0015 C. XÁ+¿µ;ON
0016 C. *****
0017 C. Ç" °ÄÄ, Í×ÈYðÄÄLOSPðÇðÍ»p`Öðð¹ÍÍ, ð•; ÇÉÖÍ×ðÈXÄÖONðÍ¹ÖðÈð¹ðÈððð³ðÈ;f
0018 C.
0019 +. DC 03-B4 TCIA_XPA_ON/HI
0020 M. WAIT_SEC 1
0021 + DC 03-84 TCIA_XMOD_ON
0022 M. WAIT_SEC 1
0023 + DC 03-95 TCIA_XMOD_QPSK
0024 C. ÇÇ[HK1_XPA_ON/OFF] EQ ON
0025 C. ÇÇ[HK1_XPA_PWR_HI/LO] EQ HI
0026 C. ÇÇ[HK1_XMOD_ON/OFF] EQ ON
0027 C. ÇÇ[HK1_XMOD_QPSK/PM] EQ QPSK
0028 C.
0029 . C. XYDYÓYÉYÍYÄY-¾ÖÄÖð-°ÄÄÈð•µ¿ðÉ; Ç°È²¼ðÍ°ÄÄ, ¼È¾Çðð¼Ä¹Öð¹ðÈ;f
0030 C.
0031 . C. *****
0032 C. DR PT1 ÄÍ¼í°ÄÄ,
0033 C. *****
0034 C. Ç" RESTART;ÈPT1;Èð•µ¿ð¼í¹ÇðÍ; Ç°È²¼ðÍ°ÄÄ¹Öð»°; ÇDCBC-150ðØ¿Èðà;f
0035 C.
0036 . C. ;ãPT1°ÄÄ, ³«»Í;ã
0037 +. DC 01-29 DHU_S/X_VC4_OFF
0038 + DC 06-C8 DR_PT1_REP_SEL
0039 BC (01 00)
0040 + DC 06-B3 DR_REP_START
0041 + DC 01-32 DHU_X_VC4_ON
0042 C. ÇÇ[HK1_REP_PT_1/2] EQ PT1 (¼Ä¹Ö, ;¼Ú)
0043 C. ÇÇ[HK1_REP_STA/STP] EQ START (¼Ä¹Ö, ;¼Ú)
0044 C. ÇÇ[HK1_X_VC4_ON/OFF] EQ ON (¼Ä¹Ö, ;¼Ú)
0045 C.
0046 . C. ;ãYÇYÓYÉYÈÄÜÄØ;ÈÄ•Ä°²óÈð;È, áðÍ°ÄÄ, °È³«;ã
0047 +. DC 06-B3 DR_REP_START
0048 + DC 01-32 DHU_X_VC4_ON
0049 C. ÇÇ[HK1_REP_PT_1/2] EQ PT1 (¼Ä¹Ö, ;¼Ú)
0050 C. ÇÇ[HK1_REP_STA/STP] EQ START (¼Ä¹Ö, ;¼Ú)
0051 C. ÇÇ[HK1_X_VC4_ON/OFF] EQ ON (¼Ä¹Ö, ;¼Ú)
0052 C.
0053 C.
0054 . C. PT1°ÄÄ, ð-¼«È°ÄÄ»ßð•µ¿, á; Ç°È²¼ðð¼Ä¹Öð¹ðÈ;f
0055 C. YÇYÓYÉYÈÄÜÄØðÄÄ•Ä°²óÈðð-¶áð¼í¹ÇðÍ°ÄÄ¹Öð»°ðÈððÇÄÖðÄ;f
0056 C.
0057 . C. *****
0058 C. DR PT2 ÄÍ¼í°ÄÄ,
0059 C. *****
0060 C. Ç" RESTART;ÈPT2;Èð•µ¿ð¼í¹ÇðÍ; Ç°È²¼ðÍ°ÄÄ¹Öð»°; ÇDCBC-151ðØ¿Èðà;f
0061 C.
0062 . C. ;ãPT2°ÄÄ, ³«»Í;ã
0063 +. DC 01-29 DHU_S/X_VC4_OFF
0064 + DC 06-C8 DR_PT2_REP_SEL
0065 BC (02 00)
0066 + DC 06-B3 DR_REP_START
0067 + DC 01-32 DHU_X_VC4_ON
0068 C. ÇÇ[HK1_REP_PT_1/2] EQ PT2 (¼Ä¹Ö, ;¼Ú)
0069 C. ÇÇ[HK1_REP_STA/STP] EQ START (¼Ä¹Ö, ;¼Ú)
0070 C. ÇÇ[HK1_X_VC4_ON/OFF] EQ ON (¼Ä¹Ö, ;¼Ú)
0071 C.
0072 . C. ;ãYÇYÓYÉYÈÄÜÄØ;ÈÄ•Ä°²óÈð;È, áðÍ°ÄÄ, °È³«;ã
0073 +. DC 06-B3 DR_REP_START
0074 + DC 01-32 DHU_X_VC4_ON
0075 C. ÇÇ[HK1_REP_PT_1/2] EQ PT2 (¼Ä¹Ö, ;¼Ú)
0076 C. ÇÇ[HK1_REP_STA/STP] EQ START (¼Ä¹Ö, ;¼Ú)
0077 C. ÇÇ[HK1_X_VC4_ON/OFF] EQ ON (¼Ä¹Ö, ;¼Ú)
0078 C.
0079 . C. *****
0080 C. DR°ÄÄ, Ää»ß; ÇXÄ+¿µ;OFF
0081 C. *****
0082 C.
0083 . C. ;ãDR°ÄÄ, Ää»ß;ã
0084 +. DC 06-B4 DR_REP_STOP
0085 + DC 01-29 DHU_S/X_VC4_OFF
0086 C. ÇÇ[HK1_REP_STA/STP] EQ STOP
0087 C. ÇÇ[HK1_S_VC4_ON/OFF] EQ OFF
0088 C. ÇÇ[HK1_X_VC4_ON/OFF] EQ OFF
0089 C.
0090 . C. ;ãXÄ+¿µ;OFF;ã
0091 +. DC 03-85 TCIA_XMOD_OFF
0092 M. WAIT_SEC 1
0093 + DC 03-B5 TCIA_XPA_OFF
0094 C. ÇÇ[HK1_XMOD_ON/OFF] EQ OFF
0095 C. ÇÇ[HK1_XPA_ON/OFF] EQ OFF

```

```

0096 C.
0097 C.
0098 C. *****
0099 C. OP/OGY1;4YE;|YAYOX
0100 C. *****
0101 C.
0102 C. ;ãOP/OGY1;4YE;ã
0103 S. OP op-065:OP
0104 ( )
0105 S. OG og-065:OG
0106 ( )
0107 C.
0108 C. ;ãNMOG&OPfî°èYAYOX;ã
0109 C. NMOG(0x200000-0x207FFF;§ 32 kbyte)
0110 +. DC 01-23 DHU_DMA_DMP_PRM_SET
0111 BC (20 00 7f 01 02)
0112 C. çç[HK1_DMP_TOP_ADRS_1] EQ 40
0113 C. çç[HK1_DMP_TOP_ADRS_0] EQ 0
0114 C. çç[HK1_DMP_BLOCK_NUM] EQ 127
0115 C. çç[HK1_DMP_REPEAT_NUM] EQ 0
0116 C. çç[HK1_DMA_DMP_PIM] EQ DHU
0117 +. DC 01-22 DHU_MODE_CHNG
0118 BC (07 0b f8)
0119 C. çç[HK1_PKT_FORM_NO] EQ 7
0120 C. çç[HK1_PKT_GEN_TIME] EQ 0.25 s
0121 C. çç[HK1_S_TLM_BIT_RATE] EQ 32k
0122 C. çç[HK1_X_TLM_BIT_RATE] EQ 4M
0123 C. çç[HK1_DMP_CHK_FLG] EQ EXEC
0124 C. YAYOXx½ªî»ò³îÇ§
0125 C. çç[HK1_DMP_CHK_FLG] EQ NON
0126 C. RAM ID=NMOG²î½E¹ç•è²îOKò³îÇ§
0127 C.
0128 C. NMOG(0x208000-0x20FFFF;§ 32 kbyte)
0129 +. DC 01-23 DHU_DMA_DMP_PRM_SET
0130 BC (20 80 7f 01 02)
0131 C. çç[HK1_DMP_TOP_ADRS_1] EQ 41
0132 C. çç[HK1_DMP_TOP_ADRS_0] EQ 0
0133 C. çç[HK1_DMP_BLOCK_NUM] EQ 127
0134 C. çç[HK1_DMP_REPEAT_NUM] EQ 0
0135 C. çç[HK1_DMA_DMP_PIM] EQ DHU
0136 +. DC 01-22 DHU_MODE_CHNG
0137 BC (07 0b f8)
0138 C. çç[HK1_PKT_FORM_NO] EQ 7
0139 C. çç[HK1_PKT_GEN_TIME] EQ 0.25 s
0140 C. çç[HK1_S_TLM_BIT_RATE] EQ 32k
0141 C. çç[HK1_X_TLM_BIT_RATE] EQ 4M
0142 C. çç[HK1_DMP_CHK_FLG] EQ EXEC
0143 C. YAYOXx½ªî»ò³îÇ§
0144 C. çç[HK1_DMP_CHK_FLG] EQ NON
0145 C. RAM ID=NMOG²î½E¹ç•è²îOKò³îÇ§
0146 C.
0147 C. NMOG(0x210000-0x2100FF;§ 256byte)+OP(0x210100-0x2141FF: 16.25kbyte)
0148 +. DC 01-23 DHU_DMA_DMP_PRM_SET
0149 BC (21 00 41 01 02)
0150 C. çç[HK1_DMP_TOP_ADRS_1] EQ 42
0151 C. çç[HK1_DMP_TOP_ADRS_0] EQ 0
0152 C. çç[HK1_DMP_BLOCK_NUM] EQ 65
0153 C. çç[HK1_DMP_REPEAT_NUM] EQ 0
0154 C. çç[HK1_DMA_DMP_PIM] EQ DHU
0155 +. DC 01-22 DHU_MODE_CHNG
0156 BC (07 0b f8)
0157 C. çç[HK1_PKT_FORM_NO] EQ 7
0158 C. çç[HK1_PKT_GEN_TIME] EQ 0.25 s
0159 C. çç[HK1_S_TLM_BIT_RATE] EQ 32k
0160 C. çç[HK1_X_TLM_BIT_RATE] EQ 4M
0161 C. çç[HK1_DMP_CHK_FLG] EQ EXEC
0162 C. YAYOXx½ªî»ò³îÇ§
0163 C. çç[HK1_DMP_CHK_FLG] EQ NON
0164 C. RAM ID=NMOG, RAM ID=OP²î½E¹ç•è²îOKò³îÇ§
0165 C.
0166 C. ***** °E²¼òî½Ã´¶Á°òEÉ-ò°Á÷¿@ (¼âµ-YAYOXx½ê½çòðÁÓÆòÇ¼ª°"òè¼i¹çòçòâ) *****
0167 C. DHUYâ;4YE;E½Y½;Yi;4YE;Eòðîã¹
0168 +. DC 01-22 DHU_MODE_CHNG
0169 BC (02 0a f8)
0170 C. çç[HK1_PKT_FORM_NO] EQ 2
0171 C. çç[HK1_PKT_GEN_TIME] EQ 0.5S
0172 C. çç[HK1_S_TLM_BIT_RATE] EQ 32K
0173 C. çç[HK1_X_TLM_BIT_RATE] EQ 4M
0174 C.
0175 C. *****
0176 C. TI-CMD SET (OPOG STOP/COPY/START)
0177 C. *****
0178 C.
0179 C. NOTICE ;§ OPOG UPLOAD²-Á÷¿@NG²î½i¹ç;ç°E²¼òî½TI-CMDÁ÷¿@²î½Á¹Ôª°²E²ò³òE;f
0180 C. ²²ò¿;çSET²E²DUMP²î½±°iYNY¹ç¹Ôª|²³òE;f
0181 C.
0182 C. TIY³Y²YóYÉòðÁDî¿(UT)
0183 +. TI 2012-08-07 10:38:00.0
0184 DC 01-B3 DHU_OP_STOP
0185 C. çç[HK1_TI_CMD_NUM] EQ 1COUNTUP
0186 C.
0187 +. TI 2012-08-07 10:38:01.0
0188 DC 01-B4 DHU_OP_COPY
0189 C. çç[HK1_TI_CMD_NUM] EQ 1COUNTUP
0190 C.
0191 +. TI 2012-08-07 10:38:01.0
0192 DC 01-B5 DHU_OPOG_COPY
0193 C. çç[HK1_TI_CMD_NUM] EQ 1COUNTUP

```



```
0194 C.
0195 +. TI 2012-08-07 10:42:59.5
0196 DC 01-B2 DHU_OP_START
0197 C.          çç[HK1_TI_CMD_NUM]          EQ          1COUNTUP
0198 C.
0199 C. °Ê²¼αîÄë%îíñαîî¥Á¥§¥Á¥-¹àîü
0200 C.          çç[HK1_TI_CMD_ENA/DIS]        EQ          ENA
0201 C.          çç[HK1_TI_CMD_NUM]           EQ          4
0202 C.          çç[HK1_NEXT_EXEC_PIM]        EQ          DHU
0203 C.          çç[HK1_NEXT_EXEC_DC]         EQ          0xB3
0204 C.
0205 C. *****
0206 C. TIîî°è¥Á¥Ö¥×
0207 C. *****
0208 C.
0209 C. TI_TBL(0x03AB00-0x03AEFF;§ 1024byte)
0210 +. DC 01-23 DHU_DMA_DMP_PRM_SET
0211 BC          (03 ab 03 01 02)
0212 C.          çç[HK1_DMP_TOP_ADRS_1]      EQ          07
0213 C.          çç[HK1_DMP_TOP_ADRS_0]      EQ          2B
0214 C.          çç[HK1_DMP_BLOCK_NUM]       EQ          3
0215 C.          çç[HK1_DMP_REPEAT_NUM]     EQ          0
0216 C.          çç[HK1_DMA_DMP_PIM]        EQ          DHU
0217 +. DC 01-22 DHU_MODE_CHNG
0218 BC          (07 0b f8)
0219 C.          çç[HK1_PKT_FORM_NO]         EQ          7
0220 C.          çç[HK1_PKT_GEN_TIME]        EQ          0.25 s
0221 C.          çç[HK1_S_TLM_BIT_RATE]     EQ          32k
0222 C.          çç[HK1_X_TLM_BIT_RATE]     EQ          4M
0223 C.          çç[HK1_DMP_CHK_FLG]        EQ          EXEC
0224 C.
0225 C. ¥Á¥Ö¥×½ªî»αò³îç§
0226 C.          çç[HK1_DMP_CHK_FLG]        EQ          NON
0227 C.
0228 C. RAM ID=TI_TBLαîî¼È¹ç•è²îOKαò³îç§
0229 C.
0230 C. DHU¥â;¼¥É;È¼¥¼. ¥î;¼¥È;Èαòîãα¹
0231 +. DC 01-22 DHU_MODE_CHNG
0232 BC          (02 0a f8)
0233 C.          çç[HK1_PKT_FORM_NO]         EQ          2
0234 C.          çç[HK1_PKT_GEN_TIME]        EQ          0.5S
0235 C.          çç[HK1_S_TLM_BIT_RATE]     EQ          32K
0236 C.          çç[HK1_X_TLM_BIT_RATE]     EQ          4M
0237 C.
0238 C. *****
0239 C. SOT TI command set
0240 C. *****
0241 C. Execute, after the success of OP upload.
0242 +. TI 2012-08-07 10:42:16.0
0243 DC 07-F0 MDP_SOT_MODE_STBY
0244 BC          (41)
0245 C. -----
0246 C. HK1_TI_CMD_NUM          = 1 CNTUP [ ]
0247 C. -----
0248 C. ***** SOT END *****
0249 C. Stop EIS observation and temporarily disable EIS mode changes
0250 C.
0251 C.
0252 C. ***** Start EIS operation (TI set) *****
0253 C. Execute, after the success of OP upload.
0254 C. Set EIS TI-commands
0255 +. TI 2012-08-07 10:42:30.0
0256 DC 07-FC EIS_MODE_MANU
0257 BC          (21 02)
0258 +. TI 2012-08-07 10:42:40.0
0259 DC 07-FC EIS_MODE_CHG_DIS
0260 BC          (22)
0261 C.          [ ] [HK1_TI_CMD_NUM]        EQ          2 COUNTUP
0262 C. ***** End EIS operation (TI set) *****
0263 C.
0264 C.
0265 C.
0266 C. ***** XRT START *****
0267 C. Execute, after the success of OP upload.
0268 +. TI 2012-08-07 10:42:00.0
0269 DC 07-F0 MDP_XRT_MODE_STBY
0270 BC          (c3)
0271 C.          [ ] [HK1_TI_CMD_NUM]        EQ          1COUNTUP
0272 C.
0273 C. ***** XRT END *****
0274 C.
0275 C. ***** MDP `ûÃîαî»ö¼ÝαÈÃα¹αèDCBC•x²è *****
0276 C. (¼á°îî¥Á¥È¥Ï¥È¥á¥ç¥èè¼αα¼Ã»Ûα¹αè)
0277 S. DC-BC dcbc-402:DCBC
0278 (MDP_known_event)
0279 C.
0280 C.
0281 C. ***** ¥Ð¥¹•î Daily±çîñèÈ'Øα¹αèDCBC•x²è *****
0282 S. DC-BC dcbc-153:DCBC
0283 (SPECIAL-CMD_DAILY_OPERATIN_DCB)
0284 C.
0285 C.
0286 C. ;ãLOS¥Á¥§¥Á¥-¼Ã»Û;ã
0287 C.
0288 C. ***** LOS *****
0289 C.
```

(a) Spacecraft Operation Procedure (real-commands)

```
main-066 2012-08-07 14:32:33 134 33 SOLAR-B MAIN //
0001 . C.
0002 . C. ***** AOS *****
0003 . C.
0004 . C. ;ãAOSYÁY$YÁY~¼Á»Û;ä
0005 . C.
0006 . C. YÁYB;¼Y³YFÝÓYÉÁ+¿®
0007 +. DC 00-00 NULL_DUMMY_CMD
0008 . C.
0009 . C. ***** AOCs : Reload orbital element (send every contact) *****
0010 . C. Áí;È±¿±A±•µ°È»Í×ÁÇ±íY¿YÁY×Yí;¼YÉ;ÈÈ±µ•íÉ;ÈÈ±°ÇÔ±•±¿¼l¹Ç±Í;ÇÁ®, ù±¹±±±±±ÇÁ+¿®±•±È±±±³±È;Ê
0011 +. DC 02-8E AOCU_ORB_UPD
0012 . C.
0013 . C.
0014 . C. ***** AOCs Commands (Tracking Curve Upload) *****
0015 . C. Upload the Orbit Element and the Target Attitude
0016 . C. RAM-ID:TARGET_ATT
0017 . S. RAM ram-150:TARGET_ATT
0018 . C.
0019 . C.
0020 . C.
0021 . C. Set the dump memory area of TARGET_ATT
0022 +. DC 02-48 AOCU_DUMP_SET
0023 . BC (07 00 00 00 18 00)
0024 . C.
0025 . C. <A_ST$1>[MEMORY OPERATE STATUS] ADRS = 070000 [ ]
0026 . C.
0027 . C.
0028 . C. Change the TLMFormatNo for the AOCs Dump Format
0029 +. DC 01-22 DHU_MODE_CHNG
0030 . BC (04 0b f8)
0031 . C.
0032 . C. Wait for AOCSDUMP to end
0033 . C.
0034 . C. Check the dump memory
0035 . C.
0036 . C. Result = OK [ ]
0037 . C.
0038 +. DC 01-22 DHU_MODE_CHNG
0039 . BC (02 0a f8)
0040 . C.
0041 . C. <A_***>[TLM STS] FMT = 2 [ ]
0042 . C.
0043 +. DC 02-8E AOCU_ORB_UPD
0044 . C.
0045 . C. ***** AOCs Commands (Orbital Element Update) *****
0046 . C. Update the orbital element
0047 +. DC 02-50 AOCU_ORB_PRPGT_START
0048 . BC (16)
0049 +. DC 02-8E AOCU_ORB_UPD
0050 . C.
0051 . C. <A_ORB>[ORBIT] EPC = 366605.5 +- 1.0 (s) [ ]
0052 . C.
0053 . C.
0054 . C.
0055 . C. ***** XRT START *****
0056 . C.
0057 +. DC 07-F0 MDP_XRT_CTRL_MANU
0058 . BC (c1)
0059 +. DC 07-F0 MDP_XRT_MODE_STBY
0060 . BC (c3)
0061 . C. ----- Success Verify ? OK / NG____
0062 . C.
0063 . C. XRT Obs. Table Upload
0064 . S. RAM ram-291:MDP_OBS_X
0065 . C.
0066 . C.
0067 +. DC 07-F0 MDP_DUMP_XRTTBL
0068 . BC (84 07 00 00 00 3a d4)
0069 . C. ----- Comparison Check ? OK / ERR ____
0070 . C.
0071 . C.
0072 +. DC 07-F0 MDP_XRT_ROI_SET
0073 . BC (cd 01 b1 b1 04 04)
0074 +. DC 07-F0 MDP_XRT_ROI_SET
0075 . BC (cd 02 b1 b1 08 08)
0076 +. DC 07-F0 MDP_XRT_ROI_SET
0077 . BC (cd 03 b1 b1 08 08)
0078 +. DC 07-F0 MDP_XRT_ROI_SET
0079 . BC (cd 04 b1 b1 06 06)
0080 +. DC 07-F0 MDP_XRT_ROI_SET
0081 . BC (cd 05 85 83 06 06)
0082 +. DC 07-F0 MDP_XRT_ROI_SET
0083 . BC (cd 06 85 83 06 06)
0084 +. DC 07-F0 MDP_XRT_ROI_SET
0085 . BC (cd 07 80 80 20 20)
0086 +. DC 07-F0 MDP_XRT_ROI_SET
0087 . BC (cd 08 80 80 20 08)
0088 +. DC 07-F0 MDP_XRT_ROI_SET
0089 . BC (cd 09 80 80 08 20)
0090 +. DC 07-F0 MDP_XRT_ROI_SET
0091 . BC (cd 0f 80 80 06 06)
0092 +. DC 07-F0 MDP_XRT_FLD_DIS
0093 . BC (d9)
0094 +. DC 07-F0 MDP_XRT_FLRCTRL_DIS
0095 . BC (c9)
```

```
0096 + DC 07-F0 MDP_XRT_AEC_RESET
0097 BC (d0)
0098 + DC 07-F0 MDP_XRT_ARS_DIS
0099 BC (d5)
0100 + DC 07-F0 MDP_XRT_FLD_RESET
0101 BC (da)
0102 + DC 07-F0 MDP_XRT_QT_PROG_SET
0103 BC (c4 0b)
0104 + DC 07-F0 MDP_XRT_FL_PROG_SET
0105 BC (c5 0c)
0106 . C. ----- Success Verify ? OK / NG ____
0107 C.
0108 C.
0109 . C. All OK? Yes--> Please Proceed. / No --> Stop here.
0110 C.
0111 +. DC 07-F0 MDP_XRT_MODE_OBSV
0112 BC (c2)
0113 +. TI 2012-08-07 10:42:02.0
0114 DC 07-F0 MDP_XRT_MODE_OBSV
0115 BC (c2)
0116 . C. ----- Success Verify ? OK / NG ____
0117 C.
0118 C. ***** XRT END *****
0119 C.
0120 . C. ***** MDP `úÃîñî»ò%ÝñÊÃðñ¹ñèDCBC•x²è *****
0121 C. (%á°îÝÓÝÃÝÈÝÞÝËÝáÝçÝèñÊ¼ññ¼Ã»Ûñ¹ñè)
0122 . S. DC-BC dcbc-402:DCBC
0123 (MDP_known_event)
0124 C.
0125 C.
0126 . C. ***** ÝDÝ¹•Ï Daily±¿îññÊ´øñ¹ñèDCBC•x²è *****
0127 . S. DC-BC dcbc-153:DCBC
0128 (SPECIAL-CMD_DAILY_OPERATIN_DCB)
0129 C.
0130 C.
0131 . C. ¡ãLOSÝÁÝ$ÝÃÝ-¼Ã»Ûñ¹ñè
0132 C.
0133 . C. ***** LOS *****
0134 C.
```



```

0096 C.
0097 C.
0098 . C. *****
0099 C. SOT table upload
0100 C. *****
0101 . C. < Stop FG table >
0102 +. DC 07-F0 MDP_FG_CTRL_MANU
0103 BC (51)
0104 . C. -----
0105 C. MDP_FG_CTRL_MODE = MANU [ ]
0106 C. -----
0107 C.
0108 . C. <Upload FG Observation Table>
0109 . S. RAM ram-264:MDP_OBS_F
0110 ( )
0111 C.
0112 . C. < Dump RAMID=MDP_OBS_F >
0113 +. DC 07-F0 MDP_DUMP_FGTBL
0114 BC (82 07 00 00 00 38 b8)
0115 C. -----
0116 C. MDP_OBS_F verify = OK/NG [ ]
0117 C. -----
0118 C.
0119 . C. < Stop SP table >
0120 +. DC 07-F0 MDP_SP_CTRL_MANU
0121 BC (61)
0122 C. -----
0123 C. MDP_SP_CTRL_MODE = MANU [ ]
0124 C. -----
0125 C.
0126 . C. <Upload SP Observation Table>
0127 . S. RAM ram-288:MDP_OBS_S
0128 ( )
0129 C.
0130 . C. < Dump RAMID=MDP_OBS_S >
0131 +. DC 07-F0 MDP_DUMP_SPTBL
0132 BC (83 07 00 00 00 38 b8)
0133 C. -----
0134 C. MDP_OBS_S verify = OK/NG [ ]
0135 C. -----
0136 C.
0137 . C. < Upload DPL table >
0138 C.
0139 C. ¥ç¥Ã¥×¥í;¼¥É¼ÎÁ°¼ÈSTS_CHK¼ðOFF¼È¼¼¼
0140 C.
0141 . S. RAM ram-271:MDP_DPL
0142 ( )
0143 C.
0144 . C. < Dump RAMID=MDP_DPL >
0145 +. DC 07-F0 MDP_DUMP_FGTBL
0146 BC (82 07 00 38 b8 00 40)
0147 C. -----
0148 C. MDP_DPL verify = OK [ ]
0149 C. -----
0150 C.
0151 C. STS_CHK¼ðON¼È¼¼¼
0152 C.
0153 . C. < Update MDP DSC PAR1 >
0154 +. DC 07-F0 MDP_DSC_PAR1_UPDATE
0155 BC (4c)
0156 C. MDP_CMD_CODE = F04C0700 [ ]
0157 C. MDP_CMD_CNT (count-up 1) [ ]
0158 C. -----
0159 C.
0160 . C.
0161 . C. < Resume FG table (auto mode) >
0162 +. DC 07-F0 MDP_FG_CTRL_AUTO
0163 BC (50)
0164 . C. -----
0165 C. MDP_FG_CTRL_MODE = AUTO [ ]
0166 C. -----
0167 C.
0168 C. *****
0169 C. SOT TI command set
0170 C. *****
0171 C. Execute, after the success of TBL upload.
0172 +. TI 2012-08-07 10:42:18.0
0173 DC 07-F0 MDP_SOT_MODE_OBSV
0174 BC (40)
0175 . C. -----
0176 C. HK1_TI_CMD_NUM = 1 CNTUP [ ]
0177 C. -----
0178 C.
0179 C. Only when FG_CTRL_AUTO is used in RT.
0180 +. TI 2012-08-07 10:42:20.0
0181 DC 07-F0 MDP_FG_CTRL_AUTO
0182 BC (50)
0183 . C. -----
0184 C. HK1_TI_CMD_NUM = 1 CNTUP [ ]
0185 C. -----
0186 C. ***** SOT END *****
0187 . C. Load OBSTBL, dump OBSTBL, enable EIS mode changes
0188 +. DC 07-FC EIS_MODE_MANU
0189 BC (21 02)
0190 . C. Verify EIS in MANUAL mode
0191 . C. Estimated OBSTBL upload time is 17s
0192 C. *****
0193 C. EIS START OBSTBL LOAD

```



Aug 07, 12 14:32

XRT\_OGLIST\_0829.chk

Page 1/5

\*\*\* OP Sequence for XRT \*\*\*

2012/08/07	10:52:54.0	XRT_CTRL_MANU_428_OG [0x1ac]					
		MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/08/07	10:52:56.0	XRT_FOCUS_POSITION_409_OG [0x199]					
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00		
2012/08/07	10:53:00.5	AOCS_Ore-point_Start_1_OG [0x097]					
		AOCU_NM	5	02-76	01 00 00 00 00		
2012/08/07	10:53:16.0	XRT_FLD_ENA_411_OG [0x19b]					
		MDP_XRT_FLD_ENA	1	07-F0	d8		
2012/08/07	10:53:18.0	XRT_FLRCTRL_ENA_413_OG [0x19d]					
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8		
2012/08/07	10:53:20.0	XRT_AEC_RESET_443_OG [0x1bb]					
		MDP_XRT_AEC_RESET	1	07-F0	d0		
2012/08/07	10:53:22.0	XRT_ARS_DIS_431_OG [0x1af]					
		MDP_XRT_ARS_DIS	1	07-F0	d5		
2012/08/07	10:53:24.0	XRT_FLD_RESET_412_OG [0x19c]					
		MDP_XRT_FLD_RESET	1	07-F0	da		
2012/08/07	10:53:26.0	XRT_QT_PROG_SET_421_OG [0x1a5]					
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 0b		
2012/08/07	10:53:28.0	XRT_FL_PROG_SET_403_OG [0x193]					
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 0c		
2012/08/07	10:53:30.0	XRT_CTRL_AUTO_406_OG [0x196]					
		MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/08/07	12:03:00.0	XRT_CTRL_MANU_408_OG [0x198]					
		MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/08/07	12:03:02.0	XRT_FLD_RESET_412_OG [0x19c]					
		MDP_XRT_FLD_RESET	1	07-F0	da		
2012/08/07	12:03:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]					
		MDP_XRT_PREFLR_STRT	1	07-F0	e8		
2012/08/07	12:06:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]					
		MDP_XRT_PREFLR_STOP	1	07-F0	e9		
2012/08/07	12:10:00.0	AOCS_Ore-point_Start_2_OG [0x098]					
		AOCU_NM	5	02-76	03 00 00 00 00		
2012/08/07	12:28:00.5	XRT_CTRL_MANU_428_OG [0x1ac]					
		MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/08/07	12:28:02.5	XRT_FOCUS_POSITION_409_OG [0x199]					
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00		
2012/08/07	12:28:22.5	XRT_FLD_ENA_411_OG [0x19b]					
		MDP_XRT_FLD_ENA	1	07-F0	d8		
2012/08/07	12:28:24.5	XRT_FLRCTRL_ENA_413_OG [0x19d]					
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8		
2012/08/07	12:28:26.5	XRT_AEC_RESET_443_OG [0x1bb]					
		MDP_XRT_AEC_RESET	1	07-F0	d0		
2012/08/07	12:28:28.5	XRT_ARS_DIS_431_OG [0x1af]					
		MDP_XRT_ARS_DIS	1	07-F0	d5		
2012/08/07	12:28:30.5	XRT_FLD_RESET_412_OG [0x19c]					
		MDP_XRT_FLD_RESET	1	07-F0	da		
2012/08/07	12:28:32.5	XRT_QT_PROG_SET_432_OG [0x1b0]					
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 11		
2012/08/07	12:28:34.5	XRT_FL_PROG_SET_403_OG [0x193]					
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 0c		
2012/08/07	12:28:36.5	XRT_CTRL_AUTO_406_OG [0x196]					
		MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/08/07	13:41:30.0	XRT_CTRL_MANU_408_OG [0x198]					
		MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/08/07	13:41:32.0	XRT_FLD_RESET_412_OG [0x19c]					
		MDP_XRT_FLD_RESET	1	07-F0	da		
2012/08/07	13:41:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]					
		MDP_XRT_PREFLR_STRT	1	07-F0	e8		
2012/08/07	13:44:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]					
		MDP_XRT_PREFLR_STOP	1	07-F0	e9		
2012/08/07	14:16:30.0	XRT_Custom_418_OG [0x1a2]					
2012/08/07	14:17:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]					
		MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/08/07	15:20:00.0	XRT_CTRL_MANU_408_OG [0x198]					
		MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/08/07	15:20:02.0	XRT_FLD_RESET_412_OG [0x19c]					
		MDP_XRT_FLD_RESET	1	07-F0	da		
2012/08/07	15:20:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]					
		MDP_XRT_PREFLR_STRT	1	07-F0	e8		
2012/08/07	15:23:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]					
		MDP_XRT_PREFLR_STOP	1	07-F0	e9		
2012/08/07	16:04:54.0	XRT_CTRL_MANU_400_OG [0x190]					
		MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/08/07	16:04:56.0	XRT_FOCUS_POSITION_401_OG [0x191]					
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00		
2012/08/07	16:05:00.0	AOCS_Ore-point_Start_3_OG [0x099]					
		AOCU_NM	5	02-76	00 00 00 00 00		
2012/08/07	16:05:16.0	XRT_FLD_DIS_402_OG [0x192]					
		MDP_XRT_FLD_DIS	1	07-F0	d9		
2012/08/07	16:05:18.0	XRT_FLRCTRL_DIS_433_OG [0x1b1]					
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9		
2012/08/07	16:05:20.0	XRT_ARS_DIS_438_OG [0x1b6]					
		MDP_XRT_ARS_DIS	1	07-F0	d5		
2012/08/07	16:07:58.0	XRT_QT_PROG_SET_427_OG [0x1ab]					
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 03		
2012/08/07	16:08:00.0	XRT_CTRL_AUTO_406_OG [0x196]					
		MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/08/07	16:16:31.0	XRT_CTRL_MANU_400_OG [0x190]					
		MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/08/07	16:16:33.0	XRT_FOCUS_POSITION_401_OG [0x191]					
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00		

Aug 07, 12 14:32

## XRT\_OGLIST\_0829.chk

Page 2/5

2012/08/07	16:16:53.0	XRT_FLD_DIS_402_OG [0x192]			
		MDP_XRT_FLD_DIS	1	07-F0	d9
2012/08/07	16:16:55.0	XRT_FLRCTRL_DIS_433_OG [0x1b1]			
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9
2012/08/07	16:16:57.0	XRT_ARS_DIS_438_OG [0x1b6]			
		MDP_XRT_ARS_DIS	1	07-F0	d5
2012/08/07	16:19:35.0	XRT_QT_PROG_SET_415_OG [0x19f]			
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 13
2012/08/07	16:19:37.0	XRT_CTRL_AUTO_406_OG [0x196]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/08/07	16:58:30.0	XRT_CTRL_MANU_408_OG [0x198]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/08/07	16:58:32.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/08/07	16:58:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/08/07	17:00:00.0	AOCS_ORe-point_Start_2_OG [0x098]			
		AOCU_NM	5	02-76	03 00 00 00 00
2012/08/07	17:01:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/08/07	17:43:00.0	XRT_CTRL_MANU_428_OG [0x1ac]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/08/07	17:43:02.0	XRT_FOCUS_POSITION_409_OG [0x199]			
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00
2012/08/07	17:43:22.0	XRT_FLD_ENA_411_OG [0x19b]			
		MDP_XRT_FLD_ENA	1	07-F0	d8
2012/08/07	17:43:24.0	XRT_FLRCTRL_ENA_413_OG [0x19d]			
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8
2012/08/07	17:43:26.0	XRT_AEC_RESET_443_OG [0x1bb]			
		MDP_XRT_AEC_RESET	1	07-F0	d0
2012/08/07	17:43:28.0	XRT_ARS_DIS_431_OG [0x1af]			
		MDP_XRT_ARS_DIS	1	07-F0	d5
2012/08/07	17:43:30.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/08/07	17:43:32.0	XRT_QT_PROG_SET_432_OG [0x1b0]			
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 11
2012/08/07	17:43:34.0	XRT_FL_PROG_SET_403_OG [0x193]			
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 0c
2012/08/07	17:43:36.0	XRT_CTRL_AUTO_406_OG [0x196]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/08/07	18:37:00.0	XRT_CTRL_MANU_408_OG [0x198]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/08/07	18:37:02.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/08/07	18:37:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/08/07	18:40:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/08/07	19:20:00.0	XRT_Custom_418_OG [0x1a2]			
2012/08/07	19:21:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/08/07	20:15:30.0	XRT_CTRL_MANU_408_OG [0x198]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/08/07	20:15:32.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/08/07	20:15:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/08/07	20:18:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/08/07	20:57:30.0	XRT_Custom_418_OG [0x1a2]			
2012/08/07	20:58:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/08/07	21:54:00.0	XRT_CTRL_MANU_408_OG [0x198]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/08/07	21:54:02.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/08/07	21:54:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/08/07	21:57:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/08/07	22:33:00.0	XRT_Custom_418_OG [0x1a2]			
2012/08/07	22:34:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/08/07	23:32:30.0	XRT_CTRL_MANU_408_OG [0x198]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/08/07	23:32:32.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/08/07	23:32:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/08/07	23:35:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/08/07	23:58:30.0	XRT_Custom_418_OG [0x1a2]			
2012/08/07	23:59:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/08/08	01:11:00.0	XRT_CTRL_MANU_408_OG [0x198]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/08/08	01:11:02.0	XRT_FLD_RESET_412_OG [0x19c]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/08/08	01:11:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/08/08	01:14:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/08/08	01:35:30.0	XRT_Custom_418_OG [0x1a2]			



Aug 07, 12 14:32

## XRT\_OGLIST\_0829.chk

Page 3/5

2012/08/08	01:36:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/08	02:47:30.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/08	02:47:32.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/08	02:47:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/08	02:50:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/08	03:14:00.0	XRT_Custom_418_OG [0x1a2]							
2012/08/08	03:15:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/08	04:17:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/08	04:17:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/08	04:17:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/08	04:20:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/08	05:29:54.0	XRT_CTRL_MANU_400_OG [0x190]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/08	05:29:56.0	XRT_FOCUS_POSITION_401_OG [0x191]							
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00				
2012/08/08	05:30:00.5	AOCS_Ore-point_Start_3_OG [0x099]							
		AOCU_NM	5	02-76	00 00 00 00 00				
2012/08/08	05:30:16.0	XRT_FLD_DIS_402_OG [0x192]							
		MDP_XRT_FLD_DIS	1	07-F0	d9				
2012/08/08	05:30:18.0	XRT_FLRCTRL_DIS_433_OG [0x1b1]							
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9				
2012/08/08	05:30:20.0	XRT_ARS_DIS_438_OG [0x1b6]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/08/08	05:32:58.0	XRT_QT_PROG_SET_427_OG [0x1ab]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 03				
2012/08/08	05:33:00.0	XRT_CTRL_AUTO_406_OG [0x196]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/08	05:39:54.0	XRT_CTRL_MANU_428_OG [0x1ac]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/08	05:39:56.0	XRT_FOCUS_POSITION_409_OG [0x199]							
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00				
2012/08/08	05:40:00.0	AOCS_Ore-point_Start_2_OG [0x098]							
		AOCU_NM	5	02-76	03 00 00 00 00				
2012/08/08	05:40:16.0	XRT_FLD_ENA_411_OG [0x19b]							
		MDP_XRT_FLD_ENA	1	07-F0	d8				
2012/08/08	05:40:18.0	XRT_FLRCTRL_ENA_413_OG [0x19d]							
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8				
2012/08/08	05:40:20.0	XRT_AEC_RESET_443_OG [0x1bb]							
		MDP_XRT_AEC_RESET	1	07-F0	d0				
2012/08/08	05:40:22.0	XRT_ARS_DIS_431_OG [0x1af]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/08/08	05:40:24.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/08	05:40:26.0	XRT_QT_PROG_SET_432_OG [0x1b0]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 11				
2012/08/08	05:40:28.0	XRT_FL_PROG_SET_403_OG [0x193]							
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 0c				
2012/08/08	05:40:30.0	XRT_CTRL_AUTO_406_OG [0x196]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/08	05:57:30.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/08	05:57:32.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/08	05:57:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/08	06:00:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/08	06:31:00.0	XRT_Custom_418_OG [0x1a2]							
2012/08/08	06:32:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/08	07:38:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/08	07:38:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/08	07:38:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/08	07:41:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/08	08:09:30.0	XRT_Custom_418_OG [0x1a2]							
2012/08/08	08:10:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/08	08:59:54.0	XRT_CTRL_MANU_428_OG [0x1ac]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/08	08:59:56.0	XRT_FOCUS_POSITION_409_OG [0x199]							
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00				
2012/08/08	09:00:00.0	AOCS_Ore-point_Start_2_OG [0x098]							
		AOCU_NM	5	02-76	03 00 00 00 00				
2012/08/08	09:00:16.0	XRT_FLD_ENA_411_OG [0x19b]							
		MDP_XRT_FLD_ENA	1	07-F0	d8				
2012/08/08	09:00:18.0	XRT_FLRCTRL_ENA_413_OG [0x19d]							
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8				
2012/08/08	09:00:20.0	XRT_AEC_RESET_443_OG [0x1bb]							
		MDP_XRT_AEC_RESET	1	07-F0	d0				

Aug 07, 12 14:32

## XRT\_OGLIST\_0829.chk

Page 4/5

2012/08/08	09:00:22.0	XRT_ARS_DIS_431_OG [0x1af]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/08/08	09:00:24.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/08	09:00:26.0	XRT_QT_PROG_SET_432_OG [0x1b0]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 11				
2012/08/08	09:00:28.0	XRT_FL_PROG_SET_403_OG [0x193]							
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 0c				
2012/08/08	09:00:30.0	XRT_CTRL_AUTO_406_OG [0x196]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/08	09:17:30.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/08	09:17:32.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/08	09:17:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/08	09:20:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/08	09:48:00.0	XRT_Custom_418_OG [0x1a2]							
2012/08/08	09:49:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/08	11:02:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/08	11:02:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/08	11:02:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/08	11:05:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/08	11:26:30.0	XRT_Custom_418_OG [0x1a2]							
2012/08/08	11:27:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/08	12:40:30.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/08	12:40:32.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/08	12:40:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/08	12:43:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/08	13:05:00.0	XRT_Custom_418_OG [0x1a2]							
2012/08/08	13:06:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/08	14:19:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/08	14:19:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/08	14:19:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/08	14:22:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/08	14:56:00.0	XRT_Custom_418_OG [0x1a2]							
2012/08/08	14:57:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/08	15:57:30.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/08	15:57:32.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/08	15:57:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/08	16:00:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/08	16:43:00.5	XRT_Custom_418_OG [0x1a2]							
2012/08/08	16:44:00.5	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/08	17:36:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/08	17:36:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/08	17:36:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/08	17:39:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/08	18:19:54.0	XRT_CTRL_MANU_400_OG [0x190]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/08	18:19:56.0	XRT_FOCUS_POSITION_401_OG [0x191]							
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00				
2012/08/08	18:20:00.0	AOCS_Ore-point_Start_3_OG [0x099]							
		AOCU_NM	5	02-76	00 00 00 00 00				
2012/08/08	18:20:16.0	XRT_FLD_DIS_402_OG [0x192]							
		MDP_XRT_FLD_DIS	1	07-F0	d9				
2012/08/08	18:20:18.0	XRT_FLRCTRL_DIS_433_OG [0x1b1]							
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9				
2012/08/08	18:20:20.0	XRT_ARS_DIS_438_OG [0x1b6]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/08/08	18:22:58.0	XRT_QT_PROG_SET_427_OG [0x1ab]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 03				
2012/08/08	18:23:00.0	XRT_CTRL_AUTO_406_OG [0x196]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/08	18:31:59.0	XRT_CTRL_MANU_400_OG [0x190]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/08	18:32:01.0	XRT_FOCUS_POSITION_401_OG [0x191]							
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00				

Aug 07, 12 14:32

## XRT\_OGLIST\_0829.chk

Page 5/5

2012/08/08	18:32:21.0	XRT_FLD_DIS_402_OG [0x192]							
		MDP_XRT_FLD_DIS	1	07-F0	d9				
2012/08/08	18:32:23.0	XRT_FLRCTRL_DIS_433_OG [0x1b1]							
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9				
2012/08/08	18:32:25.0	XRT_ARS_DIS_438_OG [0x1b6]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/08/08	18:35:03.0	XRT_QT_PROG_SET_415_OG [0x19f]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4	13			
2012/08/08	18:35:05.0	XRT_CTRL_AUTO_406_OG [0x196]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/08	19:14:30.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/08	19:14:32.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/08	19:14:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/08	19:17:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/08	19:19:54.0	XRT_CTRL_MANU_428_OG [0x1ac]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/08	19:19:56.0	XRT_FOCUS_POSITION_409_OG [0x199]							
		XRT_FOCUS_POSITION	4	07-F8	22	fe	97	00	
2012/08/08	19:20:00.0	AOCs_OrE-point_Start_2_OG [0x098]							
		AOCU_NM	5	02-76	03	00	00	00	00
2012/08/08	19:20:16.0	XRT_FLD_ENA_411_OG [0x19b]							
		MDP_XRT_FLD_ENA	1	07-F0	d8				
2012/08/08	19:20:18.0	XRT_FLRCTRL_ENA_413_OG [0x19d]							
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8				
2012/08/08	19:20:20.0	XRT_AEC_RESET_443_OG [0x1bb]							
		MDP_XRT_AEC_RESET	1	07-F0	d0				
2012/08/08	19:20:22.0	XRT_ARS_DIS_431_OG [0x1af]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/08/08	19:20:24.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/08	19:20:26.0	XRT_QT_PROG_SET_432_OG [0x1b0]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4	11			
2012/08/08	19:20:28.0	XRT_FL_PROG_SET_403_OG [0x193]							
		MDP_XRT_FL_PROG_SET	2	07-F0	c5	0c			
2012/08/08	19:57:01.0	XRT_CTRL_AUTO_406_OG [0x196]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/08	20:53:00.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/08	20:53:02.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/08	20:53:04.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/08	20:56:14.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/08	21:34:00.0	XRT_Custom_418_OG [0x1a2]							
2012/08/08	21:35:00.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/08	22:31:30.0	XRT_CTRL_MANU_408_OG [0x198]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/08	22:31:32.0	XRT_FLD_RESET_412_OG [0x19c]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/08/08	22:31:34.0	XRT_PREFLR_STRT_422_OG [0x1a6]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/08/08	22:34:44.0	XRT_PREFLR_STOP_424_OG [0x1a8]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/08/08	23:08:30.0	XRT_Custom_418_OG [0x1a2]							
2012/08/08	23:09:30.0	XRT_CTRL_AUTO_419_OG [0x1a3]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/08/08	23:49:00.0	XRT_CTRL_MANU_400_OG [0x190]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/08/09	00:00:00.0	XRT_TCIB_XRT_S_HTR_A_ENA_436_OG [0x1b4]							
		TCIB_XRT_S_HTR_A_ENA	0	04-BC					
2012/08/09	10:30:00.0	AOCs_OrE-point_Start_3_OG [0x099]							
		AOCU_NM	5	02-76	00	00	00	00	00