

Period: 2012/10/20 10:49:00 - 2012/10/25 10:06:00

Period: 2012/10/20 10:49:00 - 2012/10/25 10:06:00

XOB #193B: AR Standard-B(Morphology) with PFB, thin-Be + multifilter context. 384x384 at 1064 1048. 180s-cad w/ G-Band VLS Closed Test

XOB #192F: Synoptic Q95 2x2 - Al/mesh(33/1024) + Dark cal(2x2 4x4 8x8 512 Q98) + Dark cal(1x1 512x2048 -1x1 2048x512) + Ti-poly(64/1443) + Thin-Be(18:

Term	Pointing (x, y)	Comment
10/20 18:07:30 - 10/20 18:14:24	Fixed (0.0, 0.0)	synoptic, shifted 4.5 min
10/21 17:41:00 - 10/21 17:47:54	Fixed (0.0, 0.0)	synoptic, shifted -22.0 min
10/22 18:03:00 - 10/22 18:09:54	Fixed (0.0, 0.0)	synoptic

PROG= 13	1-time(s)
----------	-----------

Subr= 1 1-time(s) 14.0sec

Seqn= 64 1-time(s) 4.0sec													
Open/Al-mesh	Open/Ti-poly	close	Safe	Norm	32ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec	
Open/Al-mesh	Open/Ti-poly	close	Safe	Norm	1.00s	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec	
Seqn= 6 1-time(s) 2.0sec													
Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	2x2	2048x2048 (1024, 1024)	Q=98	0	0	2.0sec	
Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	4x4	2048x2048 (1024, 1024)	Q=98	0	0	2.0sec	
Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	8x8	2048x2048 (1024, 1024)	Q=98	0	0	2.0sec	
Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	1x1	2048x512 (1024, 1024)	DPCM	0	0	2.0sec	
Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	1x1	512x2048 (1024, 1024)	DPCM	0	0	2.0sec	
Seqn= 70 1-time(s) 4.0sec													
Open/Ti-poly	Open/Ti-poly	close	Safe	Norm	63ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec	
Open/Ti-poly	Open/Ti-poly	close	Safe	Norm	1.41s	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec	
Seqn= 67 1-time(s) 2.0sec													
thin-Be/Open	thin-Be/Open	close	Safe	Norm	177ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec	
thin-Be/Open	thin-Be/Open	close	Safe	Norm	2.83s	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec	
Seqn= 69 1-time(s) 2.0sec													
Open/G-band	Open/G-band	open	Safe	Norm	8ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec	
Subr= 2 1-time(s) 2.0sec													
Seqn= 68 1-time(s) 2.0sec													
Open/G-band	Open/G-band	close	Safe	Norm	32ms	Obs	1x1	2048x2048 (1024, 1024)	DPCM	0	0	2.0sec	
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval		

XOB #193A: HOP 186 (short exp) Al/mesh (64/2048ms) + Synoptic Q95 2x2 - Al/poly (64/1024) + Dark cal(2x2 4x4 8x8 512 Q98) + Dark cal(1x1 512x2048 -1x1)													
Term			Pointing (x, y)			Comment							
10/21 10:03:00 - 10/21 10:09:54	Fixed (	0.0,	0.0)			* Synoptic, shifted manually, with HOP 186.							
10/22 10:18:00 - 10/22 10:24:54	Fixed (	0.0,	0.0)			* Synoptic, shifted manually, with HOP 186.							
10/23 10:03:00 - 10/23 10:09:54	Fixed (	0.0,	0.0)			* Synoptic shifted manually, with HOP 186.							

PROG= 01 1-time(s)													
Subr= 1 1-time(s) 12.0sec													
Seqn= 84 1-time(s) 4.0sec													
Al-poly/Open	Al-poly/thick-Al	close	Safe	Norm	44ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec	
Al-poly/Open	Al-poly/Open	close	Safe	Norm	500ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec	
Seqn= 6 1-time(s) 2.0sec													
Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	2x2	2048x2048 (1024, 1024)	Q=98	0	0	2.0sec	
Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	4x4	2048x2048 (1024, 1024)	Q=98	0	0	2.0sec	
Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	8x8	2048x2048 (1024, 1024)	Q=98	0	0	2.0sec	
Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	1x1	2048x512 (1024, 1024)	DPCM	0	0	2.0sec	
Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	1x1	512x2048 (1024, 1024)	DPCM	0	0	2.0sec	
Seqn= 70 1-time(s) 4.0sec													
Open/Ti-poly	Open/Ti-poly	close	Safe	Norm	63ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec	
Open/Ti-poly	Open/Ti-poly	close	Safe	Norm	1.41s	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec	
Seqn= 69 1-time(s) 2.0sec													
Open/G-band	Open/G-band	open	Safe	Norm	8ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec	
Subr= 2 1-time(s) 6.0sec													
Seqn= 66 1-time(s) 2.0sec													
Open/Al-mesh	Open/Al-mesh	close	Safe	Norm	63ms	Obs	1x1	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec	
Open/Al-mesh	Open/Al-mesh	close	Safe	Norm	2.00s	Obs	1x1	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec	
Open/Al-mesh	Open/Al-mesh	close	Safe	Dark	2.00s	Obs	1x1	2048x2048 (1024, 1024)	DPCM	0	0	2.0sec	
Subr= 3 1-time(s) 2.0sec													
Seqn= 68 1-time(s) 2.0sec													
Open/G-band	Open/G-band	close	Safe	Norm	32ms	Obs	1x1	2048x2048 (1024, 1024)	DPCM	0	0	2.0sec	
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval		

* * * * *

Flare mode

* * * * *

XOB #1920: Flare obs. dynamics - thin-Be high cadence + context (med-Al,thick-Be -384x384 + Al-poly 512x512 2x2)-Gband (45ms)-15 loops													
Term			Pointing (x, y)			Comment							
10/20 11:02:00 - 10/20 11:59:54	Track (	-265.7,	158.9)	@ 10/20 10:59:00		# OP start + 10min, HOP 222, with VTT, AR 11593.							
10/20 12:03:00 - 10/20 18:04:24	Track (	-229.2,	143.7)	@ 10/20 12:00:00		* HOP 220, AR 11593							
10/20 18:17:30 - 10/21 08:59:54	Track (	-174.2,	142.9)	@ 10/20 18:14:30		# Cont.							
10/21 09:03:00 - 10/21 09:59:54	Track (	-71.6,	156.9)	@ 10/21 09:00:00		* HOP 222, with VTT, AR 11591.							
10/21 10:13:00 - 10/21 11:59:54	Track (	-61.1,	156.9)	@ 10/21 10:10:00		* Cont.							
10/21 12:03:00 - 10/21 17:37:54	Track (	-14.8,	142.5)	@ 10/21 12:00:00		* HOP 220							
10/21 17:51:00 - 10/21 19:38:30	Track (	37.6,	142.9)	@ 10/21 17:48:00		* Cont.							
10/21 20:03:00 - 10/22 08:59:54	Fixed (	915.0,	177.0)			# AR 11589 at W limb, hopefully for flaring loop.							
10/22 09:03:00 - 10/22 10:02:00	Track (	143.5,	159.2)	@ 10/22 09:00:00		* HOP 222							
10/22 10:28:00 - 10/22 11:59:54	Track (	156.1,	159.4)	@ 10/22 10:25:00		* Cont.							
10/22 12:03:00 - 10/22 17:59:54	Track (	200.5,	145.9)	@ 10/22 12:00:00		* HOP 220.							
10/22 18:13:00 - 10/23 08:58:30	Track (	254.5,	147.5)	@ 10/22 18:10:00		# Cont.							
10/23 09:19:00 - 10/23 09:59:54	Track (	351.0,	165.8)	@ 10/23 09:00:00		* HOP 222							
10/23 10:13:00 - 10/23 10:55:00	Track (	360.7,	166.2)	@ 10/23 10:10:00		* Cont.							

PROG= 16 15-time(s)													
Subr= 1 45-time(s) 10.0sec													
Seqn= 35 1-time(s) 2.0sec													
thin-Be/Open	med-Be/Open	close	Safe	Norm	250ms	Obs	1x1	384x384 (1024, 1024)	Q=95	3	0	2.0sec	
Subr= 2 1-time(s) 10.0sec													
Seqn= 36 1-time(s) 2.0sec													
med-Al/Open	med-Al/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1024, 1024)	Q=95	3	0	2.0sec	

	Open/thick-Be	Open/thick-Be	close	Safe	Norm	2.00s	Obs	1x1	384x384 (1024, 1024)	Q=95	3	0	2.0sec
Seqn= 37	1-time(s)	2.0sec											
	Al-poly/Open	Al-poly/thick-Al	close	Safe	Norm	125ms	Obs	2x2	512x512 (1024, 1024)	Q=95	2	0	2.0sec
Seqn= 38	1-time(s)	2.0sec											
	Open/G-band	Open/G-band	open	Safe	Norm	44ms	Obs	1x1	384x384 (1024, 1024)	Q=98	0	0	2.0sec
	Open/thick-Al	Open/thick-Al	close	Safe	Dark	1.00s	Obs	1x1	384x384 (1024, 1024)	Q=98	0	0	2.0sec
	Open/thick-Al	Open/thick-Al	close	Safe	Dark	1.00s	Obs	2x2	512x512 (1024, 1024)	Q=98	0	0	2.0sec
	Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	

* * * * *

Active Region Search

* * * * *

NOT USED


* * * * *

Flare Detection


* * * * *

FLD Patrol													
Term			Pointing (x, y)					Comment					
10/20 11:01:46 - 10/20 18:04:46			Track (-265.7, 158.9) @ 10/20 10:59:00					# OP start + 10min, HOP 222, with VTT, AR 11593.					
10/20 18:17:16 - 10/21 10:00:16			Track (-174.2, 142.9) @ 10/20 18:14:30					# Cont.					
10/21 10:12:46 - 10/21 17:38:16			Track (-61.1, 156.9) @ 10/21 10:10:00					* Cont.					
10/21 17:50:46 - 10/22 10:15:16			Track (37.6, 142.9) @ 10/21 17:48:00					* Cont.					
10/22 10:27:46 - 10/22 18:00:16			Track (156.1, 159.4) @ 10/22 10:25:00					* Cont.					
10/22 18:12:46 - 10/23 10:00:16			Track (254.5, 147.5) @ 10/22 18:10:00					# Cont.					
10/23 10:12:46 - 10/25 10:06:00			Track (360.7, 166.2) @ 10/23 10:10:00					* Cont.					
Open/Ti-poly	Open/thick-Al	close	Safe	Norm	8ms	Obs	8x8	Q=50			30sec		
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval		


CMDI #0988 2012/10/20




CMDI #0988 2012/10/20




CMDI #0988 2012/10/21




CMDI #0988 2012/10/21




CMDI #0988 2012/10/22




CMDI #0988 2012/10/22




CMDI #0988 2012/10/23




CMDI #0988 2012/10/23




CMDI #0988 2012/10/24




CMDI #0988 2012/10/24



CMDI #0988 2012/10/25



CMDI #0988 2012/10/25



(a) Spacecraft Operation Procedure (real-commands)

```
main-217 2012-10-20 13:34:54 289 33 SOLAR-B MAIN //
0001 C.
0002 . C. ***** AOS *****
0003 C.
0004 . C. iãAOS¥Á¥S¥Ã¥¼Á»Üjã
0005 C.
0006 C. ¥À¥Bj¼¥³¥P¥Ó¥ÉÁ÷¿®
0007 +. DC 00-00 NULL_DUMMY_CMD
0008 C.
0009 . C. ***** AOCS : Reload orbital element (send every contact) *****
0010 C. Āi;Ē¿¿A¤•µ°Æ»İ×AÇ¤İ¥Ç¥Á¥×¥İj¼¥ÉjĒĒ½µ•İĒĒjĒĒ½°Ç¿¤•¤¿¼ı¹Ç¤İjÇÀ®, Ü¤ı¤Ē¤¤¤ÇÁ÷¿®¤•¤Ē¤¤¤¤ĒjĒ
0011 +. DC 02-8E AOCU_ORB_UPD
0012 C.
0013 C.
0014 . C. *****
0015 C. XÁ÷¿®µjON
0016 C. *****
0017 C. ¨ °ÆĀ, İ×ĒY¤¤ŁOS¤¤¤Ç¤İ»p`Ŏ¤Ŏıİİ, ¤•jÇĒŎİ×¤ĒXĀŎON¤İıŎ¤Ēı¤Ē¤¤¤¤ĒjĒ
0018 C.
0019 +. DC 03-B4 TCIA_XPA_ON/HI
0020 M. WAIT_SEC 1
0021 +. DC 03-84 TCIA_XMOD_ON
0022 M. WAIT_SEC 1
0023 +. DC 03-95 TCIA_XMOD_QPSK
0024 C. ÇÇ[HK1_XPA_ON/OFF] EQ ON
0025 C. ÇÇ[HK1_XPA_PWR_HI/LO] EQ HI
0026 C. ÇÇ[HK1_XMOD_ON/OFF] EQ ON
0027 C. ÇÇ[HK1_XMOD_QPSK/PM] EQ QPSK
0028 C.
0029 . C. X¥Đ¥Ó¥É¥İ¥Ã¥¼ŎĀŎ¤¬°ĀĀĒ¤•¤¿¤ĒjÇ°Ē²¼¤İ°ÆĀ, ¼Ē½Ç¤Ŏ½ĀıŎ¤ı¤ĒjĒ
0030 C.
0031 . C. *****
0032 C. DR PT1 Āİ¼ı°ÆĀ
0033 C. *****
0034 C. ¨ ¨ RESTARTjĒPT1jĒ¤•¤¿¤¤¤¼ı¹Ç¤İjÇ°Ē²¼¤İ¼ĀıŎ¤»¤°jÇDCBC-150¤Ŏ¿ĒĒ¤¤jĒ
0035 C.
0036 . C. jãPT1°ÆĀ, ³«»İjã
0037 +. DC 01-29 DHU_S/X_VC4_OFF
0038 +. DC 06-C8 DR_PT1_REP_SEL
0039 BC (01 00)
0040 +. DC 06-B3 DR_REP_START
0041 +. DC 01-32 DHU_X_VC4_ON
0042 C. ÇÇ[HK1_REP_PT_1/2] EQ PT1 (¼ĀıŎ, j¼Ŭ)
0043 C. ÇÇ[HK1_REP_STA/STP] EQ START (¼ĀıŎ, j¼Ŭ)
0044 C. ÇÇ[HK1_X_VC4_ON/OFF] EQ ON (¼ĀıŎ, j¼Ŭ)
0045 C.
0046 . C. jã¥Ç¥Ó¥Æ¥ĒĀŬĀŎjĒĀ•Ā²ŎĒŎjĒ, Ā¤İ°ÆĀ, °Æ³«jã
0047 +. DC 06-B3 DR_REP_START
0048 +. DC 01-32 DHU_X_VC4_ON
0049 C. ÇÇ[HK1_REP_PT_1/2] EQ PT1 (¼ĀıŎ, j¼Ŭ)
0050 C. ÇÇ[HK1_REP_STA/STP] EQ START (¼ĀıŎ, j¼Ŭ)
0051 C. ÇÇ[HK1_X_VC4_ON/OFF] EQ ON (¼ĀıŎ, j¼Ŭ)
0052 C.
0053 C.
0054 . C. PT1°ÆĀ, ¤¬¼«Æ°ĀĀ»İ¤•¤¿, ĀjÇ°Ē²¼¤Ŏ½ĀıŎ¤ı¤ĒjĒ
0055 C. ¥Ç¥Ó¥Æ¥ĒĀŬĀŎ¤ĀĀ•Ā²ŎĒŎ¤¬ŎĀ¤¤¼ı¹Ç¤İ °İ»¤ı¤Ē¤¤¤ÇĀŎ¤ĀjĒ
0056 C.
0057 . C. *****
0058 C. DR PT2 Āİ¼ı°ÆĀ
0059 C. *****
0060 C. ¨ ¨ RESTARTjĒPT2jĒ¤•¤¿¤¤¤¼ı¹Ç¤İjÇ°Ē²¼¤İ¼ĀıŎ¤»¤°jÇDCBC-151¤Ŏ¿ĒĒ¤¤¤jĒ
0061 C.
0062 . C. jãPT2°ÆĀ, ³«»İjã
0063 +. DC 01-29 DHU_S/X_VC4_OFF
0064 +. DC 06-C8 DR_PT2_REP_SEL
0065 BC (02 00)
0066 +. DC 06-B3 DR_REP_START
0067 +. DC 01-32 DHU_X_VC4_ON
0068 C. ÇÇ[HK1_REP_PT_1/2] EQ PT2 (¼ĀıŎ, j¼Ŭ)
0069 C. ÇÇ[HK1_REP_STA/STP] EQ START (¼ĀıŎ, j¼Ŭ)
0070 C. ÇÇ[HK1_X_VC4_ON/OFF] EQ ON (¼ĀıŎ, j¼Ŭ)
0071 C.
0072 . C. jã¥Ç¥Ó¥Æ¥ĒĀŬĀŎjĒĀ•Ā²ŎĒŎjĒ, Ā¤İ°ÆĀ, °Æ³«jã
0073 +. DC 06-B3 DR_REP_START
0074 +. DC 01-32 DHU_X_VC4_ON
0075 C. ÇÇ[HK1_REP_PT_1/2] EQ PT2 (¼ĀıŎ, j¼Ŭ)
0076 C. ÇÇ[HK1_REP_STA/STP] EQ START (¼ĀıŎ, j¼Ŭ)
0077 C. ÇÇ[HK1_X_VC4_ON/OFF] EQ ON (¼ĀıŎ, j¼Ŭ)
0078 C.
0079 . C. *****
0080 C. DR°ÆĀ, Āã»İjÇXÁ÷¿®µjOFF
0081 C. *****
0082 C.
0083 . C. jãDR°ÆĀ, Āã»İjã
0084 +. DC 06-B4 DR_REP_STOP
0085 +. DC 01-29 DHU_S/X_VC4_OFF
0086 C. ÇÇ[HK1_REP_STA/STP] EQ STOP
0087 C. ÇÇ[HK1_S_VC4_ON/OFF] EQ OFF
0088 C. ÇÇ[HK1_X_VC4_ON/OFF] EQ OFF
0089 C.
0090 . C. jãXÁ÷¿®µjOFFjã
0091 +. DC 03-85 TCIA_XMOD_OFF
0092 M. WAIT_SEC 1
0093 +. DC 03-B5 TCIA_XPA_OFF
0094 C. ÇÇ[HK1_XMOD_ON/OFF] EQ OFF
0095 C. ÇÇ[HK1_XPA_ON/OFF] EQ OFF
```

```
0096 . C.  
0097 . C.  
0098 . C. *****  
0099 . C. OP/OG¥¡¼¥É;|¥À¥ó×  
0100 . C. *****  
0101 . C.  
0102 . C. ¡ãOP/OG¥¡¼¥É;ä  
0103 . S. OP op-217:OP  
0104 . (  
0105 . S. OG og-217:OG  
0106 . )  
0107 . C.  
0108 . C. ¡ãNMOG&OPIÎ°è¥À¥ó×;ä  
0109 . C. NMOG(0x200000-0x207FFF;$ 32 kbyte)  
+ DC 01-23 DHU_DMA_DMP_PRM_SET  
0111 BC (20 00 7f 01 02)  
0112 . C. ¢¢[HK1_DMP_TOP_ADRS_1] EQ 40  
0113 . C. ¢¢[HK1_DMP_TOP_ADRS_0] EQ 0  
0114 . C. ¢¢[HK1_DMP_BLOCK_NUM] EQ 127  
0115 . C. ¢¢[HK1_DMP_REPEAT_NUM] EQ 0  
0116 . C. ¢¢[HK1_DMA_DMP_PIM] EQ DHU  
+ DC 01-22 DHU_MODE_CHNG  
0117 BC (07 0b f8)  
0118 . C. ¢¢[HK1_PKT_FORM_NO] EQ 7  
0119 . C. ¢¢[HK1_PKT_GEN_TIME] EQ 0.25 s  
0120 . C. ¢¢[HK1_S_TLM_BIT_RATE] EQ 32k  
0121 . C. ¢¢[HK1_X_TLM_BIT_RATE] EQ 4M  
0122 . C. ¢¢[HK1_DMP_CHK_FLG] EQ EXEC  
0123 . C.  
0124 . C. ¥À¥ó×½ªI»ð³IC$  
0125 . C. ¢¢[HK1_DMP_CHK_FLG] EQ NON  
0126 . C. RAM ID=NMOG¤I%Ê¹Ç•ë²IOK«ð³IC$  
0127 . C.  
0128 . C. NMOG(0x208000-0x20FFFF;$ 32 kbyte)  
+ DC 01-23 DHU_DMA_DMP_PRM_SET  
0130 BC (20 80 7f 01 02)  
0131 . C. ¢¢[HK1_DMP_TOP_ADRS_1] EQ 41  
0132 . C. ¢¢[HK1_DMP_TOP_ADRS_0] EQ 0  
0133 . C. ¢¢[HK1_DMP_BLOCK_NUM] EQ 127  
0134 . C. ¢¢[HK1_DMP_REPEAT_NUM] EQ 0  
0135 . C. ¢¢[HK1_DMA_DMP_PIM] EQ DHU  
+ DC 01-22 DHU_MODE_CHNG  
0137 BC (07 0b f8)  
0138 . C. ¢¢[HK1_PKT_FORM_NO] EQ 7  
0139 . C. ¢¢[HK1_PKT_GEN_TIME] EQ 0.25 s  
0140 . C. ¢¢[HK1_S_TLM_BIT_RATE] EQ 32k  
0141 . C. ¢¢[HK1_X_TLM_BIT_RATE] EQ 4M  
0142 . C. ¢¢[HK1_DMP_CHK_FLG] EQ EXEC  
0143 . C. ¥À¥ó×½ªI»ð³IC$  
0144 . C. ¢¢[HK1_DMP_CHK_FLG] EQ NON  
0145 . C. RAM ID=NMOG¤I%Ê¹Ç•ë²IOK«ð³IC$  
0146 . C.  
0147 . C. NMOG(0x210000-0x2100FF;$ 256byte)+OP(0x210100-0x2141FF: 16.25kbyte)  
+ DC 01-23 DHU_DMA_DMP_PRM_SET  
0149 BC (21 00 41 01 02)  
0150 . C. ¢¢[HK1_DMP_TOP_ADRS_1] EQ 42  
0151 . C. ¢¢[HK1_DMP_TOP_ADRS_0] EQ 0  
0152 . C. ¢¢[HK1_DMP_BLOCK_NUM] EQ 65  
0153 . C. ¢¢[HK1_DMP_REPEAT_NUM] EQ 0  
0154 . C. ¢¢[HK1_DMA_DMP_PIM] EQ DHU  
+ DC 01-22 DHU_MODE_CHNG  
0155 BC (07 0b f8)  
0156 . C. ¢¢[HK1_PKT_FORM_NO] EQ 7  
0157 . C. ¢¢[HK1_PKT_GEN_TIME] EQ 0.25 s  
0158 . C. ¢¢[HK1_S_TLM_BIT_RATE] EQ 32k  
0159 . C. ¢¢[HK1_X_TLM_BIT_RATE] EQ 4M  
0160 . C. ¢¢[HK1_DMP_CHK_FLG] EQ EXEC  
0161 . C.  
0162 . C. ¥À¥ó×½ªI»ð³IC$  
0163 . C. ¢¢[HK1_DMP_CHK_FLG] EQ NON  
0164 . C. RAM ID=NMOG,RAM ID=OP¤I%Ê¹Ç•ë²IOK«ð³IC$  
0165 . C.  
0166 . C. ***** °Ë²¼¤I%A´¶Á°¤ĖĖ-¤ºÁ÷¿® (%Åµ-¥À¥ó×¾ê½Ç«ðÄÃæ¤Ç½¤¤`¤ě%î¼Ç¤Ç¤â) *****  
0167 . C. DHU¥â¼¥É;ĤY½, ¥ì¼¥ĚjĤ«ðİā¤¹  
+ DC 01-22 DHU_MODE_CHNG  
0169 BC (02 0a f8)  
0170 . C. ¢¢[HK1_PKT_FORM_NO] EQ 2  
0171 . C. ¢¢[HK1_PKT_GEN_TIME] EQ 0.5S  
0172 . C. ¢¢[HK1_S_TLM_BIT_RATE] EQ 32K  
0173 . C. ¢¢[HK1_X_TLM_BIT_RATE] EQ 4M  
0174 . C.  
0175 . C. *****  
0176 . C. TI-CMD SET (POPG STOP/COPY/START)  
0177 . C. *****  
0178 . C.  
0179 . C. NOTICE i$ OPOG UPLOAD¤-Á÷¿®NG¤I%î¼Çj¢•Ė²¼¤IT I-CMDÁ÷¿®ıİ¼Â¹Ô¤¤•¤Ė¤¤¤¤¤¤j£  
0180 . C. ¢¤¤¿çj¢SET¤EDUMP¤IA±°i¸N¥¹qC¹Ô¤ı¤¤¤¤¤¤j£  
0181 . C.  
0182 . C. TI¥³¥¤¥ó¥É«ðÄBĐİ¿(UT)  
+ TI 2012-10-20 10:44:00.0  
DC 01-B3 DHU_OP_STOP  
0185 . C. ¢¢[HK1_TI_CMD_NUM] EQ 1COUNTUP  
0186 . C.  
+ TI 2012-10-20 10:44:01.0  
DC 01-B4 DHU_OP_COPY  
0188 . C. ¢¢[HK1_TI_CMD_NUM] EQ 1COUNTUP  
0189 . C.  
0190 . C.  
+ TI 2012-10-20 10:44:01.0  
DC 01-B5 DHU_OPOG_COPY  
0193 . C. ¢¢[HK1_TI_CMD_NUM] EQ 1COUNTUP
```

```

0194 C.
0195 +. TI 2012-10-20 10:48:59.5
0196 DC 01-B2 DHU_OP_START
0197 C.                                ☐☐[HK1_TI_CMD_NUM]                EQ      1COUNTUP
0198 C.
0199 C. °Ê¼☐İÄê¼İİñ☐İ¥Á¥$¥Ä¥¹àİÜ
0200 C.                                ☐☐[HK1_TI_CMD_ENA/DIS]            EQ      ENA
0201 C.                                ☐☐[HK1_TI_CMD_NUM]                EQ      4
0202 C.                                ☐☐[HK1_NEXT_EXEC_PIM]            EQ      DHU
0203 C.                                ☐☐[HK1_NEXT_EXEC_DC]            EQ      0xB3
0204 C.
0205 C. *****
0206 C. TIİİİ°è¥Á¥0¥×
0207 C. *****
0208 C.
0209 C. TI_TBL(0x03AB00-0x03AEFF;§ 1024byte)
0210 +. DC 01-23 DHU_DMA_DMP_PRM_SET
0211 BC (03 ab 03 01 02)
0212 C.                                ☐☐[HK1_DMP_TOP_ADRS_1]            EQ      07
0213 C.                                ☐☐[HK1_DMP_TOP_ADRS_0]            EQ      2B
0214 C.                                ☐☐[HK1_DMP_BLOCK_NUM]            EQ      3
0215 C.                                ☐☐[HK1_DMP_REPEAT_NUM]            EQ      0
0216 C.                                ☐☐[HK1_DMA_DMP_PIM]            EQ      DHU
0217 +. DC 01-22 DHU_MODE_CHNG
0218 BC (07 0b f8)
0219 C.                                ☐☐[HK1_PKT_FORM_NO]            EQ      7
0220 C.                                ☐☐[HK1_PKT_GEN_TIME]            EQ      0.25 s
0221 C.                                ☐☐[HK1_S_TLM_BIT_RATE]            EQ      32k
0222 C.                                ☐☐[HK1_X_TLM_BIT_RATE]            EQ      4M
0223 C.                                ☐☐[HK1_DMP_CHK_FLG]            EQ      EXEC
0224 C.
0225 C. ¥Á¥0¥×½ªİ»☐0³İÇ$
0226 C.                                ☐☐[HK1_DMP_CHK_FLG]            EQ      NON
0227 C.
0228 C. RAM ID=TI_TBL☐İ¼Ê¹Ç•è²İOK☐0³İÇ$
0229 C.
0230 C. DHU¥âİ¼¥ÊİÊ¼¥½ ¥İİ¼¥ÊİÊ☐0İâ☐¹
0231 +. DC 01-22 DHU_MODE_CHNG
0232 BC (02 0a f8)
0233 C.                                ☐☐[HK1_PKT_FORM_NO]            EQ      2
0234 C.                                ☐☐[HK1_PKT_GEN_TIME]            EQ      0.5S
0235 C.                                ☐☐[HK1_S_TLM_BIT_RATE]            EQ      32K
0236 C.                                ☐☐[HK1_X_TLM_BIT_RATE]            EQ      4M
0237 C.
0238 C.
0239 C. ***** XRT START *****
0240 C. Execute, after the success of OP upload.
0241 +. TI 2012-10-20 10:48:00.0
0242 DC 07-F0 MDP_XRT_MODE_STBY
0243 BC (c3)
0244 C.                                [ ] [HK1_TI_CMD_NUM]            EQ      1COUNTUP
0245 C.
0246 C. ***** XRT END *****
0247 C. Stop EIS observation and temporarily disable EIS mode changes
0248 C.
0249 C.
0250 C. ***** Start EIS operation (TI set) *****
0251 C. Execute, after the success of OP upload.
0252 C. Set EIS TI-commands
0253 +. TI 2012-10-20 10:48:30.0
0254 DC 07-FC EIS_MODE_MANU
0255 BC (21 02)
0256 +. TI 2012-10-20 10:48:40.0
0257 DC 07-FC EIS_MODE_CHG_DIS
0258 BC (22)
0259 C.                                [ ] [HK1_TI_CMD_NUM]            EQ      2 COUNTUP
0260 C. ***** End EIS operation (TI set) *****
0261 C.
0262 C.
0263 C. *****
0264 C. SOT TI command set
0265 C. *****
0266 C. Execute, after the success of OP upload.
0267 +. TI 2012-10-20 10:48:16.0
0268 DC 07-F0 MDP_SOT_MODE_STBY
0269 BC (41)
0270 C. -----
0271 C. HK1_TI_CMD_NUM = 1 CNTUP [ ]
0272 C. -----
0273 C. ***** SOT END *****
0274 C.
0275 C. ***** MDP ´ÜÃİ☐İ»0¼¥☐ÈÄ☐¹☐èDCBC•×²è *****
0276 C. (¼â°İ¥0¥Á¥Ê¥½¥Ê¥Ä¥Ç¥è☐È¼☐☐¼Ä»Ü☐¹☐è)
0277 C. S. DC-BC dcbc-402:DCBC
0278 C. (MDP_known_event)
0279 C.
0280 C.
0281 C. ***** ¥0¥¹•İ Daily±¼İñ☐È´0☐¹☐èDCBC•×²è *****
0282 C. S. DC-BC dcbc-153:DCBC
0283 C. (SPECIAL-CMD_DAILY_OPERATIN_DCB)
0284 C.
0285 C.
0286 C. İãLOS¥Á¥$¥Ä¥¹¼Ä»Üİä
0287 C.
0288 C. ***** LOS *****
0289 C.

```



```

0096 C.
0097 C.
0098 C. *****
0099 C. SOT table upload
0100 C. *****
0101 C. < Stop FG table >
0102 +. DC 07-F0 MDP_FG_CTRL_MANU
0103 BC (51)
0104 C. -----
0105 C. MDP_FG_CTRL_MODE = MANU [ ]
0106 C. -----
0107 C.
0108 C. <Upload FG Observation Table>
0109 S. RAM ram-267:MDP_OBS_F
0110 ( )
0111 C.
0112 C. < Dump RAMID=MDP_OBS_F >
0113 +. DC 07-F0 MDP_DUMP_FGTBL
0114 BC (82 07 00 00 00 38 b8)
0115 C. -----
0116 C. MDP_OBS_F verify = OK/NG [ ]
0117 C. -----
0118 C.
0119 C. *****
0120 C. SOT TI command set
0121 C. *****
0122 C. Execute, after the success of TBL upload.
0123 +. TI 2012-10-20 10:48:18.0
0124 DC 07-F0 MDP_SOT_MODE_OBSV
0125 BC (40)
0126 C. -----
0127 C. HK1_TI_CMD_NUM = 1 CNTUP [ ]
0128 C. -----
0129 C.
0130 C.
0131 C. ***** XRT START *****
0132 C.
0133 +. DC 07-F0 MDP_XRT_CTRL_MANU
0134 BC (c1)
0135 +. DC 07-F0 MDP_XRT_MODE_STBY
0136 BC (c3)
0137 C. ----- Success Verify ? OK / NG____
0138 C.
0139 C. XRT Obs. Table Upload
0140 S. RAM ram-291:MDP_OBS_X
0141 ( )
0142 C.
0143 +. DC 07-F0 MDP_DUMP_XRTTBL
0144 BC (84 07 00 00 00 3a d4)
0145 C. ----- Comparison Check ? OK / ERR ____
0146 C.
0147 C.
0148 +. DC 07-F0 MDP_XRT_ROI_SET
0149 BC (cd 01 b1 b1 04 04)
0150 +. DC 07-F0 MDP_XRT_ROI_SET
0151 BC (cd 02 b1 b1 08 08)
0152 +. DC 07-F0 MDP_XRT_ROI_SET
0153 BC (cd 03 b1 b1 08 08)
0154 +. DC 07-F0 MDP_XRT_ROI_SET
0155 BC (cd 04 b1 b1 06 06)
0156 +. DC 07-F0 MDP_XRT_ROI_SET
0157 BC (cd 05 85 83 06 06)
0158 +. DC 07-F0 MDP_XRT_ROI_SET
0159 BC (cd 06 85 83 06 06)
0160 +. DC 07-F0 MDP_XRT_ROI_SET
0161 BC (cd 07 85 83 08 08)
0162 +. DC 07-F0 MDP_XRT_ROI_SET
0163 BC (cd 08 80 80 20 20)
0164 +. DC 07-F0 MDP_XRT_ROI_SET
0165 BC (cd 09 80 80 20 08)
0166 +. DC 07-F0 MDP_XRT_ROI_SET
0167 BC (cd 0a 80 80 08 20)
0168 +. DC 07-F0 MDP_XRT_ROI_SET
0169 BC (cd 0f 80 80 06 06)
0170 +. DC 07-F0 MDP_XRT_ROI_SET
0171 BC (cd 10 80 80 08 08)
0172 +. DC 07-F0 MDP_XRT_FLD_DIS
0173 BC (d9)
0174 +. DC 07-F0 MDP_XRT_FLRCTRL_DIS
0175 BC (c9)
0176 +. DC 07-F0 MDP_XRT_AEC_RESET
0177 BC (d0)
0178 +. DC 07-F0 MDP_XRT_ARS_DIS
0179 BC (d5)
0180 +. DC 07-F0 MDP_XRT_FLD_RESET
0181 BC (da)
0182 +. DC 07-F0 MDP_XRT_QT_PROG_SET
0183 BC (c4 0b)
0184 C. ----- Success Verify ? OK / NG ____
0185 C.
0186 C.
0187 C. All OK? Yes--> Please Proceed. / No --> Stop here.
0188 C.
0189 +. DC 07-F0 MDP_XRT_MODE_OBSV
0190 BC (c2)
0191 +. TI 2012-10-20 10:48:02.0
0192 DC 07-F0 MDP_XRT_MODE_OBSV
0193 BC (c2)

```


Oct 20, 12 13:35

XRT_OGLIST_0988.chk

Page 1/10

*** OP Sequence for XRT ***

2012/10/20	10:58:54.0	XRT_CTRL_MANU_447_OG [0x1bf]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/10/20	10:59:00.0	AOCS_ORe-point_Start_1_OG [0x097]							
		AOCU_NM	5	02-76	01 00 00 00 00				
2012/10/20	11:01:26.0	XRT_FOCUS_POSITION_420_OG [0x1a4]							
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00				
2012/10/20	11:01:46.0	XRT_FLD_ENA_428_OG [0x1ac]							
		MDP_XRT_FLD_ENA	1	07-F0	d8				
2012/10/20	11:01:48.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]							
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8				
2012/10/20	11:01:50.0	XRT_AEC_RESET_423_OG [0x1a7]							
		MDP_XRT_AEC_RESET	1	07-F0	d0				
2012/10/20	11:01:52.0	XRT_ARS_DIS_438_OG [0x1b6]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/10/20	11:01:54.0	XRT_FLD_RESET_424_OG [0x1a8]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/10/20	11:01:56.0	XRT_QT_PROG_SET_441_OG [0x1b9]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 05				
2012/10/20	11:01:58.0	XRT_FL_PROG_SET_444_OG [0x1bc]							
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 10				
2012/10/20	11:02:00.0	XRT_CTRL_AUTO_408_OG [0x198]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/10/20	11:59:54.0	XRT_CTRL_MANU_447_OG [0x1bf]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/10/20	12:00:00.0	AOCS_ORe-point_Start_2_OG [0x098]							
		AOCU_NM	5	02-76	03 00 00 00 00				
2012/10/20	12:02:26.0	XRT_FOCUS_POSITION_420_OG [0x1a4]							
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00				
2012/10/20	12:02:46.0	XRT_FLD_ENA_428_OG [0x1ac]							
		MDP_XRT_FLD_ENA	1	07-F0	d8				
2012/10/20	12:02:48.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]							
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8				
2012/10/20	12:02:50.0	XRT_AEC_RESET_423_OG [0x1a7]							
		MDP_XRT_AEC_RESET	1	07-F0	d0				
2012/10/20	12:02:52.0	XRT_ARS_DIS_438_OG [0x1b6]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/10/20	12:02:54.0	XRT_FLD_RESET_424_OG [0x1a8]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/10/20	12:02:56.0	XRT_QT_PROG_SET_418_OG [0x1a2]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 0e				
2012/10/20	12:02:58.0	XRT_FL_PROG_SET_444_OG [0x1bc]							
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 10				
2012/10/20	12:03:00.0	XRT_CTRL_AUTO_408_OG [0x198]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/10/20	14:14:30.0	XRT_CTRL_MANU_400_OG [0x190]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/10/20	14:14:32.0	XRT_FLD_RESET_424_OG [0x1a8]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/10/20	14:14:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/10/20	14:17:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/10/20	14:22:30.0	XRT_Custom_434_OG [0x1b2]							
2012/10/20	14:23:30.0	XRT_CTRL_AUTO_413_OG [0x19d]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/10/20	15:48:00.0	XRT_CTRL_MANU_400_OG [0x190]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/10/20	15:48:02.0	XRT_FLD_RESET_424_OG [0x1a8]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/10/20	15:48:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/10/20	15:51:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/10/20	16:11:30.0	XRT_Custom_434_OG [0x1b2]							
2012/10/20	16:12:30.0	XRT_CTRL_AUTO_413_OG [0x19d]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/10/20	17:24:30.0	XRT_CTRL_MANU_400_OG [0x190]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/10/20	17:24:32.0	XRT_FLD_RESET_424_OG [0x1a8]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/10/20	17:24:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/10/20	17:27:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/10/20	17:48:30.0	XRT_Custom_434_OG [0x1b2]							
2012/10/20	17:49:30.0	XRT_CTRL_AUTO_413_OG [0x19d]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/10/20	18:04:24.0	XRT_CTRL_MANU_402_OG [0x192]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/10/20	18:04:26.0	XRT_FOCUS_POSITION_403_OG [0x193]							
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00				
2012/10/20	18:04:30.0	AOCS_ORe-point_Start_3_OG [0x099]							
		AOCU_NM	5	02-76	00 00 00 00 00				
2012/10/20	18:04:46.0	XRT_FLD_DIS_404_OG [0x194]							
		MDP_XRT_FLD_DIS	1	07-F0	d9				
2012/10/20	18:04:48.0	XRT_FLRCTRL_DIS_405_OG [0x195]							
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9				
2012/10/20	18:04:50.0	XRT_ARS_DIS_406_OG [0x196]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/10/20	18:07:28.0	XRT_QT_PROG_SET_419_OG [0x1a3]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 0d				

Oct 20, 12 13:35

XRT_OGLIST_0988.chk

Page 2/10

2012/10/20	18:07:30.0	XRT_CTRL_AUTO_408_OG [0x198]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/20	18:14:24.0	XRT_CTRL_MANU_447_OG [0x1bf]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/20	18:14:30.0	AOCS_ORe-point_Start_2_OG [0x098]	AOCU_NM	5	02-76	03 00 00 00 00
2012/10/20	18:16:56.0	XRT_FOCUS_POSITION_420_OG [0x1a4]	XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00
2012/10/20	18:17:16.0	XRT_FLD_ENA_428_OG [0x1ac]	MDP_XRT_FLD_ENA	1	07-F0	d8
2012/10/20	18:17:18.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]	MDP_XRT_FLRCTRL_ENA	1	07-F0	c8
2012/10/20	18:17:20.0	XRT_AEC_RESET_423_OG [0x1a7]	MDP_XRT_AEC_RESET	1	07-F0	d0
2012/10/20	18:17:22.0	XRT_ARS_DIS_438_OG [0x1b6]	MDP_XRT_ARS_DIS	1	07-F0	d5
2012/10/20	18:17:24.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/20	18:17:26.0	XRT_QT_PROG_SET_418_OG [0x1a2]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 0e
2012/10/20	18:17:28.0	XRT_FL_PROG_SET_444_OG [0x1bc]	MDP_XRT_FL_PROG_SET	2	07-F0	c5 10
2012/10/20	18:17:30.0	XRT_CTRL_AUTO_408_OG [0x198]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/20	19:01:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/20	19:01:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/20	19:01:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/20	19:04:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/20	19:25:00.0	XRT_Custom_434_OG [0x1b2]				
2012/10/20	19:26:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/20	20:39:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/20	20:39:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/20	20:39:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/20	20:42:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/20	21:02:30.0	XRT_Custom_434_OG [0x1b2]				
2012/10/20	21:03:30.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/20	22:16:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/20	22:16:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/20	22:16:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/20	22:19:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/20	22:38:00.0	XRT_Custom_434_OG [0x1b2]				
2012/10/20	22:39:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/20	23:54:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/20	23:54:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/20	23:54:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/20	23:57:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/21	00:03:00.0	XRT_Custom_434_OG [0x1b2]				
2012/10/21	00:04:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/21	01:19:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/21	01:19:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/21	01:19:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/21	01:22:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/21	01:37:00.0	XRT_Custom_434_OG [0x1b2]				
2012/10/21	01:38:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/21	02:53:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/21	02:53:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/21	02:53:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/21	02:56:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/21	03:13:30.5	XRT_Custom_434_OG [0x1b2]				
2012/10/21	03:14:30.5	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/21	04:22:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/21	04:22:32.0	XRT_FLD_RESET_424_OG [0x1a8]				

XRT OGLIST 0988.chk

				MDP_XRT_FLD_RESET	1	07-F0	da		
2012/10/21	04:22:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]		MDP_XRT_PREFLR_STRT	1	07-F0	e8		
2012/10/21	04:25:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]		MDP_XRT_PREFLR_STOP	1	07-F0	e9		
2012/10/21	04:51:00.0	XRT_Custom_434_OG [0x1b2]							
2012/10/21	04:52:00.0	XRT_CTRL_AUTO_413_OG [0x19d]		MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/10/21	06:03:00.0	XRT_CTRL_MANU_400_OG [0x190]		MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/10/21	06:03:02.0	XRT_FLD_RESET_424_OG [0x1a8]							
2012/10/21	06:03:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]		MDP_XRT_PREFLR_STRT	1	07-F0	e8		
2012/10/21	06:06:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]		MDP_XRT_PREFLR_STOP	1	07-F0	e9		
2012/10/21	06:28:30.5	XRT_Custom_434_OG [0x1b2]							
2012/10/21	06:29:30.5	XRT_CTRL_AUTO_413_OG [0x19d]		MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/10/21	07:43:30.0	XRT_CTRL_MANU_400_OG [0x190]		MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/10/21	07:43:32.0	XRT_FLD_RESET_424_OG [0x1a8]							
2012/10/21	07:43:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]		MDP_XRT_PREFLR_STRT	1	07-F0	e8		
2012/10/21	07:46:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]		MDP_XRT_PREFLR_STOP	1	07-F0	e9		
2012/10/21	08:05:30.0	XRT_Custom_434_OG [0x1b2]							
2012/10/21	08:06:30.0	XRT_CTRL_AUTO_413_OG [0x19d]		MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/10/21	08:59:54.0	XRT_CTRL_MANU_447_OG [0x1bf]		MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/10/21	09:00:00.5	AOCS_ORe-point_Start_1_OG [0x097]		AOCU_NM	5	02-76	01 00 00 00 00		
2012/10/21	09:02:26.0	XRT_FOCUS_POSITION_420_OG [0x1a4]		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00		
2012/10/21	09:02:46.0	XRT_FLD_ENA_428_OG [0x1ac]		MDP_XRT_FLD_ENA	1	07-F0	d8		
2012/10/21	09:02:48.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8		
2012/10/21	09:02:50.0	XRT_AEC_RESET_423_OG [0x1a7]		MDP_XRT_AEC_RESET	1	07-F0	d0		
2012/10/21	09:02:52.0	XRT_ARS_DIS_438_OG [0x1b6]		MDP_XRT_ARS_DIS	1	07-F0	d5		
2012/10/21	09:02:54.0	XRT_FLD_RESET_424_OG [0x1a8]		MDP_XRT_FLD_RESET	1	07-F0	da		
2012/10/21	09:02:56.0	XRT_QT_PROG_SET_441_OG [0x1b9]		MDP_XRT_QT_PROG_SET	2	07-F0	c4 05		
2012/10/21	09:02:58.0	XRT_FL_PROG_SET_444_OG [0x1bc]		MDP_XRT_FL_PROG_SET	2	07-F0	c5 10		
2012/10/21	09:03:00.0	XRT_CTRL_AUTO_408_OG [0x198]		MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/10/21	09:23:00.0	XRT_CTRL_MANU_400_OG [0x190]		MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/10/21	09:23:02.0	XRT_FLD_RESET_424_OG [0x1a8]		MDP_XRT_FLD_RESET	1	07-F0	da		
2012/10/21	09:23:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]		MDP_XRT_PREFLR_STRT	1	07-F0	e8		
2012/10/21	09:26:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]		MDP_XRT_PREFLR_STOP	1	07-F0	e9		
2012/10/21	09:40:30.0	XRT_Custom_434_OG [0x1b2]							
2012/10/21	09:41:30.0	XRT_CTRL_AUTO_413_OG [0x19d]		MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/10/21	09:59:54.0	XRT_CTRL_MANU_402_OG [0x192]		MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/10/21	09:59:56.0	XRT_FOCUS_POSITION_403_OG [0x193]		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00		
2012/10/21	10:00:00.0	AOCS_ORe-point_Start_3_OG [0x099]		AOCU_NM	5	02-76	00 00 00 00 00		
2012/10/21	10:00:16.0	XRT_FLD_DIS_404_OG [0x194]		MDP_XRT_FLD_DIS	1	07-F0	d9		
2012/10/21	10:00:18.0	XRT_FLRCTRL_DIS_405_OG [0x195]		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9		
2012/10/21	10:00:20.0	XRT_ARS_DIS_406_OG [0x196]		MDP_XRT_ARS_DIS	1	07-F0	d5		
2012/10/21	10:02:58.0	XRT_QT_PROG_SET_417_OG [0x1a1]		MDP_XRT_QT_PROG_SET	2	07-F0	c4 01		
2012/10/21	10:03:00.0	XRT_CTRL_AUTO_408_OG [0x198]		MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/10/21	10:09:54.0	XRT_CTRL_MANU_447_OG [0x1bf]		MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/10/21	10:10:00.0	AOCS_ORe-point_Start_1_OG [0x097]		AOCU_NM	5	02-76	01 00 00 00 00		
2012/10/21	10:12:26.0	XRT_FOCUS_POSITION_420_OG [0x1a4]		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00		
2012/10/21	10:12:46.0	XRT_FLD_ENA_428_OG [0x1ac]		MDP_XRT_FLD_ENA	1	07-F0	d8		
2012/10/21	10:12:48.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8		
2012/10/21	10:12:50.0	XRT_AEC_RESET_423_OG [0x1a7]		MDP_XRT_AEC_RESET	1	07-F0	d0		
2012/10/21	10:12:52.0	XRT_ARS_DIS_438_OG [0x1b6]		MDP_XRT_ARS_DIS	1	07-F0	d5		

Oct 20, 12 13:35

XRT_OGLIST_0988.chk

Page 4/10

2012/10/21	10:12:54.0	XRT_FLD_RESET_424_0G [0x1a8]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/21	10:12:56.0	XRT_QT_PROG_SET_441_0G [0x1b9]			
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 05
2012/10/21	10:12:58.0	XRT_FL_PROG_SET_444_0G [0x1bc]			
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 10
2012/10/21	10:13:00.0	XRT_CTRL_AUTO_408_0G [0x198]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/21	11:59:54.0	XRT_CTRL_MANU_447_0G [0x1bf]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/21	12:00:00.0	AOCS_ORe-point_Start_2_0G [0x098]			
		AOCU_NM	5	02-76	03 00 00 00 00
2012/10/21	12:02:26.0	XRT_FOCUS_POSITION_420_0G [0x1a4]			
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00
2012/10/21	12:02:46.0	XRT_FLD_ENA_428_0G [0x1ac]			
		MDP_XRT_FLD_ENA	1	07-F0	d8
2012/10/21	12:02:48.0	XRT_FLRCTRL_ENA_429_0G [0x1ad]			
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8
2012/10/21	12:02:50.0	XRT_AEC_RESET_423_0G [0x1a7]			
		MDP_XRT_AEC_RESET	1	07-F0	d0
2012/10/21	12:02:52.0	XRT_ARS_DIS_438_0G [0x1b6]			
		MDP_XRT_ARS_DIS	1	07-F0	d5
2012/10/21	12:02:54.0	XRT_FLD_RESET_424_0G [0x1a8]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/21	12:02:56.0	XRT_QT_PROG_SET_418_0G [0x1a2]			
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 0e
2012/10/21	12:02:58.0	XRT_FL_PROG_SET_444_0G [0x1bc]			
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 10
2012/10/21	12:03:00.0	XRT_CTRL_AUTO_408_0G [0x198]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/21	14:49:00.0	XRT_CTRL_MANU_400_0G [0x190]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/21	14:49:02.0	XRT_FLD_RESET_424_0G [0x1a8]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/21	14:49:04.0	XRT_PREFLR_STRT_432_0G [0x1b0]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/21	14:52:14.0	XRT_PREFLR_STOP_433_0G [0x1b1]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/21	15:01:30.0	XRT_Custom_434_0G [0x1b2]			
2012/10/21	15:02:30.0	XRT_CTRL_AUTO_413_0G [0x19d]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/21	16:24:30.0	XRT_CTRL_MANU_400_0G [0x190]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/21	16:24:32.0	XRT_FLD_RESET_424_0G [0x1a8]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/21	16:24:34.0	XRT_PREFLR_STRT_432_0G [0x1b0]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/21	16:27:44.0	XRT_PREFLR_STOP_433_0G [0x1b1]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/21	16:48:30.0	XRT_Custom_434_0G [0x1b2]			
2012/10/21	16:49:30.0	XRT_CTRL_AUTO_413_0G [0x19d]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/21	17:37:54.0	XRT_CTRL_MANU_402_0G [0x192]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/21	17:37:56.0	XRT_FOCUS_POSITION_403_0G [0x193]			
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00
2012/10/21	17:38:00.0	AOCS_ORe-point_Start_3_0G [0x099]			
		AOCU_NM	5	02-76	00 00 00 00 00
2012/10/21	17:38:16.0	XRT_FLD_DIS_404_0G [0x194]			
		MDP_XRT_FLD_DIS	1	07-F0	d9
2012/10/21	17:38:18.0	XRT_FLRCTRL_DIS_405_0G [0x195]			
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9
2012/10/21	17:38:20.0	XRT_ARS_DIS_406_0G [0x196]			
		MDP_XRT_ARS_DIS	1	07-F0	d5
2012/10/21	17:40:58.0	XRT_QT_PROG_SET_419_0G [0x1a3]			
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 0d
2012/10/21	17:41:00.0	XRT_CTRL_AUTO_408_0G [0x198]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/21	17:47:54.0	XRT_CTRL_MANU_447_0G [0x1bf]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/21	17:48:00.0	AOCS_ORe-point_Start_2_0G [0x098]			
		AOCU_NM	5	02-76	03 00 00 00 00
2012/10/21	17:50:26.0	XRT_FOCUS_POSITION_420_0G [0x1a4]			
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00
2012/10/21	17:50:46.0	XRT_FLD_ENA_428_0G [0x1ac]			
		MDP_XRT_FLD_ENA	1	07-F0	d8
2012/10/21	17:50:48.0	XRT_FLRCTRL_ENA_429_0G [0x1ad]			
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8
2012/10/21	17:50:50.0	XRT_AEC_RESET_423_0G [0x1a7]			
		MDP_XRT_AEC_RESET	1	07-F0	d0
2012/10/21	17:50:52.0	XRT_ARS_DIS_438_0G [0x1b6]			
		MDP_XRT_ARS_DIS	1	07-F0	d5
2012/10/21	17:50:54.0	XRT_FLD_RESET_424_0G [0x1a8]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/21	17:50:56.0	XRT_QT_PROG_SET_418_0G [0x1a2]			
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 0e
2012/10/21	17:50:58.0	XRT_FL_PROG_SET_444_0G [0x1bc]			
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 10
2012/10/21	17:51:00.0	XRT_CTRL_AUTO_408_0G [0x198]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/21	18:01:30.0	XRT_CTRL_MANU_400_0G [0x190]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/21	18:01:32.0	XRT_FLD_RESET_424_0G [0x1a8]			

Oct 20, 12 13:35

XRT_OGLIST_0988.chk

Page 5/10

2012/10/21	18:01:34.0	MDP_XRT_FLD_RESET	1	07-F0	da
		XRT_PREFLR_STRT_432_OG [0x1b0]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/21	18:04:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/21	18:25:00.0	XRT_Custom_434_OG [0x1b2]			
2012/10/21	18:26:00.0	XRT_CTRL_AUTO_413_OG [0x19d]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/21	19:38:30.0	XRT_CTRL_MANU_400_OG [0x190]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/21	19:38:32.0	XRT_FLD_RESET_424_OG [0x1a8]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/21	19:38:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/21	19:41:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/21	19:44:54.0	XRT_CTRL_MANU_447_OG [0x1bf]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/21	19:45:00.0	AOCS_ORe-point_Start_4_OG [0x09a]			
		AOCU_NM	5	02-76	00 f0 42 ae a8
2012/10/21	19:47:26.0	XRT_FOCUS_POSITION_420_OG [0x1a4]			
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00
2012/10/21	19:47:46.0	XRT_FLD_ENA_428_OG [0x1ac]			
		MDP_XRT_FLD_ENA	1	07-F0	d8
2012/10/21	19:47:48.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]			
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8
2012/10/21	19:47:50.5	XRT_AEC_RESET_423_OG [0x1a7]			
		MDP_XRT_AEC_RESET	1	07-F0	d0
2012/10/21	19:47:52.5	XRT_ARS_DIS_438_OG [0x1b6]			
		MDP_XRT_ARS_DIS	1	07-F0	d5
2012/10/21	19:47:54.5	XRT_FLD_RESET_424_OG [0x1a8]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/21	19:47:56.5	XRT_QT_PROG_SET_441_OG [0x1b9]			
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 05
2012/10/21	19:47:58.5	XRT_FL_PROG_SET_444_OG [0x1bc]			
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 10
2012/10/21	20:02:00.0	XRT_Custom_434_OG [0x1b2]			
2012/10/21	20:03:00.0	XRT_CTRL_AUTO_413_OG [0x19d]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/21	21:16:00.0	XRT_CTRL_MANU_400_OG [0x190]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/21	21:16:02.0	XRT_FLD_RESET_424_OG [0x1a8]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/21	21:16:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/21	21:19:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/21	21:39:00.0	XRT_Custom_434_OG [0x1b2]			
2012/10/21	21:40:00.0	XRT_CTRL_AUTO_413_OG [0x19d]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/21	22:53:30.0	XRT_CTRL_MANU_400_OG [0x190]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/21	22:53:32.0	XRT_FLD_RESET_424_OG [0x1a8]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/21	22:53:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/21	22:56:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/21	23:13:30.0	XRT_Custom_434_OG [0x1b2]			
2012/10/21	23:14:30.0	XRT_CTRL_AUTO_413_OG [0x19d]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/22	00:30:30.0	XRT_CTRL_MANU_400_OG [0x190]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/22	00:30:32.0	XRT_FLD_RESET_424_OG [0x1a8]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/22	00:30:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/22	00:33:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/22	00:37:30.0	XRT_Custom_434_OG [0x1b2]			
2012/10/22	00:38:30.0	XRT_CTRL_AUTO_413_OG [0x19d]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/22	01:53:30.0	XRT_CTRL_MANU_400_OG [0x190]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/22	01:53:32.0	XRT_FLD_RESET_424_OG [0x1a8]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/22	01:53:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/22	01:56:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/22	02:13:30.0	XRT_Custom_434_OG [0x1b2]			
2012/10/22	02:14:30.0	XRT_CTRL_AUTO_413_OG [0x19d]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/22	03:26:30.0	XRT_CTRL_MANU_400_OG [0x190]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/22	03:26:32.0	XRT_FLD_RESET_424_OG [0x1a8]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/22	03:26:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/22	03:29:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/22	03:50:30.0	XRT_Custom_434_OG [0x1b2]			
2012/10/22	03:51:30.0	XRT_CTRL_AUTO_413_OG [0x19d]			

Saturday October 20, 2012

5/10

Oct 20, 12 13:35

XRT_OGLIST_0988.chk

Page 6/10

2012/10/22	05:00:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/22	05:00:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/22	05:00:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/22	05:03:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/22	05:28:00.5	XRT_Custom_434_OG [0x1b2]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/22	05:29:00.5	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/22	06:41:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/22	06:41:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/22	06:41:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/22	06:44:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/22	07:05:30.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/22	07:06:30.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/22	08:21:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/22	08:21:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/22	08:21:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/22	08:24:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/22	08:42:00.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/22	08:43:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/22	08:59:54.0	XRT_CTRL_MANU_447_OG [0x1bf]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/22	09:00:00.0	AOCS_ORe-point_Start_1_OG [0x097]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/22	09:02:26.0	XRT_FOCUS_POSITION_420_OG [0x1a4]	AOCU_NM	5	02-76	01 00 00 00 00
2012/10/22	09:02:46.0	XRT_FLD_ENA_428_OG [0x1ac]	XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00
2012/10/22	09:02:48.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]	MDP_XRT_FLD_ENA	1	07-F0	d8
2012/10/22	09:02:50.0	XRT_AEC_RESET_423_OG [0x1a7]	MDP_XRT_FLRCTRL_ENA	1	07-F0	c8
2012/10/22	09:02:52.0	XRT_ARS_DIS_438_OG [0x1b6]	MDP_XRT_AEC_RESET	1	07-F0	d0
2012/10/22	09:02:54.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_ARS_DIS	1	07-F0	d5
2012/10/22	09:02:56.0	XRT_QT_PROG_SET_441_OG [0x1b9]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/22	09:02:58.0	XRT_FL_PROG_SET_444_OG [0x1bc]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 05
2012/10/22	09:03:00.0	XRT_CTRL_AUTO_408_OG [0x198]	MDP_XRT_FL_PROG_SET	2	07-F0	c5 10
2012/10/22	10:02:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/22	10:02:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/22	10:02:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/22	10:05:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/22	10:14:54.0	XRT_CTRL_MANU_402_OG [0x192]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/22	10:14:56.0	XRT_FOCUS_POSITION_403_OG [0x193]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/22	10:15:00.0	AOCS_ORe-point_Start_3_OG [0x099]	XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00
2012/10/22	10:15:16.0	XRT_FLD_DIS_404_OG [0x194]	AOCU_NM	5	02-76	00 00 00 00 00
2012/10/22	10:15:18.0	XRT_FLRCTRL_DIS_405_OG [0x195]	MDP_XRT_FLD_DIS	1	07-F0	d9
2012/10/22	10:15:20.0	XRT_ARS_DIS_406_OG [0x196]	MDP_XRT_FLRCTRL_DIS	1	07-F0	c9
2012/10/22	10:17:58.0	XRT_QT_PROG_SET_417_OG [0x1a1]	MDP_XRT_ARS_DIS	1	07-F0	d5
2012/10/22	10:18:00.0	XRT_CTRL_AUTO_408_OG [0x198]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 01
2012/10/22	10:24:54.0	XRT_CTRL_MANU_447_OG [0x1bf]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/22	10:25:00.0	AOCS_ORe-point_Start_1_OG [0x097]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/22	10:27:26.0	XRT_FOCUS_POSITION_420_OG [0x1a4]	AOCU_NM	5	02-76	01 00 00 00 00
2012/10/22	10:27:46.0	XRT_FLD_ENA_428_OG [0x1ac]	XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00
2012/10/22	10:27:48.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]	MDP_XRT_FLD_ENA	1	07-F0	d8
2012/10/22	10:27:50.0	XRT_AEC_RESET_423_OG [0x1a7]	MDP_XRT_FLRCTRL_ENA	1	07-F0	c8
2012/10/22	10:27:52.0	XRT_ARS_DIS_438_OG [0x1b6]	MDP_XRT_AEC_RESET	1	07-F0	d0

Oct 20, 12 13:35

XRT_OGLIST_0988.chk

Page 7/10

2012/10/22	10:27:54.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_ARS_DIS	1	07-F0	d5
			MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/22	10:27:56.0	XRT_QT_PROG_SET_441_OG [0x1b9]				
			MDP_XRT_QT_PROG_SET	2	07-F0	c4 05
2012/10/22	10:27:58.0	XRT_FL_PROG_SET_444_OG [0x1bc]				
			MDP_XRT_FL_PROG_SET	2	07-F0	c5 10
2012/10/22	10:28:00.0	XRT_CTRL_AUTO_408_OG [0x198]				
			MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/22	11:59:54.0	XRT_CTRL_MANU_447_OG [0x1bf]				
			MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/22	12:00:00.0	AOCS_ORe-point_Start_2_OG [0x098]				
			AOCU_NM	5	02-76	03 00 00 00 00
2012/10/22	12:02:26.0	XRT_FOCUS_POSITION_420_OG [0x1a4]				
			XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00
2012/10/22	12:02:46.0	XRT_FLD_ENA_428_OG [0x1ac]				
			MDP_XRT_FLD_ENA	1	07-F0	d8
2012/10/22	12:02:48.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]				
			MDP_XRT_FLRCTRL_ENA	1	07-F0	c8
2012/10/22	12:02:50.0	XRT_AEC_RESET_423_OG [0x1a7]				
			MDP_XRT_AEC_RESET	1	07-F0	d0
2012/10/22	12:02:52.0	XRT_ARS_DIS_438_OG [0x1b6]				
			MDP_XRT_ARS_DIS	1	07-F0	d5
2012/10/22	12:02:54.0	XRT_FLD_RESET_424_OG [0x1a8]				
			MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/22	12:02:56.0	XRT_QT_PROG_SET_418_OG [0x1a2]				
			MDP_XRT_QT_PROG_SET	2	07-F0	c4 0e
2012/10/22	12:02:58.0	XRT_FL_PROG_SET_444_OG [0x1bc]				
			MDP_XRT_FL_PROG_SET	2	07-F0	c5 10
2012/10/22	12:03:00.0	XRT_CTRL_AUTO_408_OG [0x198]				
			MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/22	15:25:00.0	XRT_CTRL_MANU_400_OG [0x190]				
			MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/22	15:25:02.0	XRT_FLD_RESET_424_OG [0x1a8]				
			MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/22	15:25:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]				
			MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/22	15:28:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]				
			MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/22	15:39:30.0	XRT_CTRL_MANU_400_OG [0x190]				
			MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/22	15:39:32.0	XRT_FLD_RESET_424_OG [0x1a8]				
			MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/22	15:39:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]				
			MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/22	15:42:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]				
			MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/22	15:48:00.0	XRT_Custom_434_OG [0x1b2]				
2012/10/22	15:49:00.0	XRT_CTRL_AUTO_413_OG [0x19d]				
			MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/22	17:01:00.0	XRT_CTRL_MANU_400_OG [0x190]				
			MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/22	17:01:02.0	XRT_FLD_RESET_424_OG [0x1a8]				
			MDP_XRT_FLD_RESET	1	07-F0	da
2012/10/22	17:01:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]				
			MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/10/22	17:04:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]				
			MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/10/22	17:25:00.0	XRT_Custom_434_OG [0x1b2]				
2012/10/22	17:26:00.0	XRT_CTRL_AUTO_413_OG [0x19d]				
			MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/22	17:59:54.0	XRT_CTRL_MANU_402_OG [0x192]				
			MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/22	17:59:56.0	XRT_FOCUS_POSITION_403_OG [0x193]				
			XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00
2012/10/22	18:00:00.0	AOCS_ORe-point_Start_3_OG [0x099]				
			AOCU_NM	5	02-76	00 00 00 00 00
2012/10/22	18:00:16.0	XRT_FLD_DIS_404_OG [0x194]				
			MDP_XRT_FLD_DIS	1	07-F0	d9
2012/10/22	18:00:18.0	XRT_FLRCTRL_DIS_405_OG [0x195]				
			MDP_XRT_FLRCTRL_DIS	1	07-F0	c9
2012/10/22	18:00:20.0	XRT_ARS_DIS_406_OG [0x196]				
			MDP_XRT_ARS_DIS	1	07-F0	d5
2012/10/22	18:02:58.0	XRT_QT_PROG_SET_419_OG [0x1a3]				
			MDP_XRT_QT_PROG_SET	2	07-F0	c4 0d
2012/10/22	18:03:00.0	XRT_CTRL_AUTO_408_OG [0x198]				
			MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/10/22	18:09:54.0	XRT_CTRL_MANU_447_OG [0x1bf]				
			MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/10/22	18:10:00.0	AOCS_ORe-point_Start_2_OG [0x098]				
			AOCU_NM	5	02-76	03 00 00 00 00
2012/10/22	18:12:26.0	XRT_FOCUS_POSITION_420_OG [0x1a4]				
			XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00
2012/10/22	18:12:46.0	XRT_FLD_ENA_428_OG [0x1ac]				
			MDP_XRT_FLD_ENA	1	07-F0	d8
2012/10/22	18:12:48.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]				
			MDP_XRT_FLRCTRL_ENA	1	07-F0	c8
2012/10/22	18:12:50.0	XRT_AEC_RESET_423_OG [0x1a7]				
			MDP_XRT_AEC_RESET	1	07-F0	d0
2012/10/22	18:12:52.0	XRT_ARS_DIS_438_OG [0x1b6]				
			MDP_XRT_ARS_DIS	1	07-F0	d5
2012/10/22	18:12:54.0	XRT_FLD_RESET_424_OG [0x1a8]				
			MDP_XRT_FLD_RESET	1	07-F0	da

Oct 20, 12 13:35

XRT_OGLIST_0988.chk

Page 8/10

2012/10/22	18:12:56.0	XRT_QT_PROG_SET_418_OG [0x1a2]	MDP_XRT_QT_PROG_SET	2	07-F0	c4	0e
2012/10/22	18:12:58.0	XRT_FL_PROG_SET_444_OG [0x1bc]	MDP_XRT_FL_PROG_SET	2	07-F0	c5	10
2012/10/22	18:13:00.0	XRT_CTRL_AUTO_408_OG [0x198]	MDP_XRT_CTRL_AUTO	1	07-F0	c0	
2012/10/22	18:38:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2012/10/22	18:38:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da	
2012/10/22	18:38:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8	
2012/10/22	18:41:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9	
2012/10/22	19:01:30.0	XRT_Custom_434_OG [0x1b2]					
2012/10/22	19:02:30.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0	
2012/10/22	20:15:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2012/10/22	20:15:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da	
2012/10/22	20:15:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8	
2012/10/22	20:18:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9	
2012/10/22	20:39:00.0	XRT_Custom_434_OG [0x1b2]					
2012/10/22	20:40:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0	
2012/10/22	21:53:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2012/10/22	21:53:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da	
2012/10/22	21:53:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8	
2012/10/22	21:56:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9	
2012/10/22	22:15:00.0	XRT_Custom_434_OG [0x1b2]					
2012/10/22	22:16:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0	
2012/10/22	23:30:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2012/10/22	23:30:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da	
2012/10/22	23:30:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8	
2012/10/22	23:33:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9	
2012/10/22	23:42:00.0	XRT_Custom_434_OG [0x1b2]					
2012/10/22	23:43:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0	
2012/10/23	00:58:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2012/10/23	00:58:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da	
2012/10/23	00:58:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8	
2012/10/23	01:01:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9	
2012/10/23	01:13:30.0	XRT_Custom_434_OG [0x1b2]					
2012/10/23	01:14:30.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0	
2012/10/23	02:29:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2012/10/23	02:29:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da	
2012/10/23	02:29:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8	
2012/10/23	02:32:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9	
2012/10/23	02:50:00.0	XRT_Custom_434_OG [0x1b2]					
2012/10/23	02:51:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0	
2012/10/23	03:58:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2012/10/23	03:58:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da	
2012/10/23	03:58:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8	
2012/10/23	04:01:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9	
2012/10/23	04:27:30.0	XRT_Custom_434_OG [0x1b2]					
2012/10/23	04:28:30.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0	
2012/10/23	05:38:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2012/10/23	05:38:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da	
2012/10/23	05:38:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8	
2012/10/23	05:41:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9	
2012/10/23	06:05:00.5	XRT_Custom_434_OG [0x1b2]					
2012/10/23	06:06:00.5	XRT_CTRL_AUTO_413_OG [0x19d]					

Oct 20, 12 13:35

XRT_OGLIST_0988.chk

Page 9/10

2012/10/23	07:19:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0	
2012/10/23	07:19:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2012/10/23	07:19:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_FLD_RESET	1	07-F0	da	
2012/10/23	07:22:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STRT	1	07-F0	e8	
2012/10/23	07:42:00.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_PREFLR_STOP	1	07-F0	e9	
2012/10/23	07:43:00.0	XRT_CTRL_AUTO_413_OG [0x19d]					
2012/10/23	08:58:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0	
2012/10/23	08:58:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2012/10/23	08:58:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_FLD_RESET	1	07-F0	da	
2012/10/23	08:59:54.0	XRT_CTRL_MANU_447_OG [0x1bf]	MDP_XRT_PREFLR_STRT	1	07-F0	e8	
2012/10/23	09:00:00.0	AOCS_ORe-point_Start_1_OG [0x097]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2012/10/23	09:01:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	AOCU_NM	5	02-76	01 00 00 00 00	
2012/10/23	09:02:26.0	XRT_FOCUS_POSITION_420_OG [0x1a4]	MDP_XRT_PREFLR_STOP	1	07-F0	e9	
2012/10/23	09:02:46.0	XRT_FLD_ENA_428_OG [0x1ac]	XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00	
2012/10/23	09:02:48.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]	MDP_XRT_FLD_ENA	1	07-F0	d8	
2012/10/23	09:02:50.0	XRT_AEC_RESET_423_OG [0x1a7]	MDP_XRT_FLRCTRL_ENA	1	07-F0	c8	
2012/10/23	09:02:52.0	XRT_ARS_DIS_438_OG [0x1b6]	MDP_XRT_AEC_RESET	1	07-F0	d0	
2012/10/23	09:02:54.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_ARS_DIS	1	07-F0	d5	
2012/10/23	09:02:56.0	XRT_QT_PROG_SET_441_OG [0x1b9]	MDP_XRT_FLD_RESET	1	07-F0	da	
2012/10/23	09:02:58.0	XRT_FL_PROG_SET_444_OG [0x1bc]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 05	
2012/10/23	09:18:00.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_FL_PROG_SET	2	07-F0	c5 10	
2012/10/23	09:19:00.0	XRT_CTRL_AUTO_413_OG [0x19d]					
2012/10/23	09:59:54.0	XRT_CTRL_MANU_402_OG [0x192]	MDP_XRT_CTRL_AUTO	1	07-F0	c0	
2012/10/23	09:59:56.0	XRT_FOCUS_POSITION_403_OG [0x193]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2012/10/23	10:00:00.0	AOCS_ORe-point_Start_3_OG [0x099]	XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00	
2012/10/23	10:00:16.0	XRT_FLD_DIS_404_OG [0x194]	AOCU_NM	5	02-76	00 00 00 00 00	
2012/10/23	10:00:18.0	XRT_FLRCTRL_DIS_405_OG [0x195]	MDP_XRT_FLD_DIS	1	07-F0	d9	
2012/10/23	10:00:20.0	XRT_ARS_DIS_406_OG [0x196]	MDP_XRT_FLRCTRL_DIS	1	07-F0	c9	
2012/10/23	10:02:58.0	XRT_QT_PROG_SET_417_OG [0x1a1]	MDP_XRT_ARS_DIS	1	07-F0	d5	
2012/10/23	10:03:00.0	XRT_CTRL_AUTO_408_OG [0x198]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 01	
2012/10/23	10:09:54.0	XRT_CTRL_MANU_447_OG [0x1bf]	MDP_XRT_CTRL_AUTO	1	07-F0	c0	
2012/10/23	10:10:00.0	AOCS_ORe-point_Start_1_OG [0x097]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2012/10/23	10:12:26.0	XRT_FOCUS_POSITION_420_OG [0x1a4]	AOCU_NM	5	02-76	01 00 00 00 00	
2012/10/23	10:12:46.0	XRT_FLD_ENA_428_OG [0x1ac]	XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00	
2012/10/23	10:12:48.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]	MDP_XRT_FLD_ENA	1	07-F0	d8	
2012/10/23	10:12:50.0	XRT_AEC_RESET_423_OG [0x1a7]	MDP_XRT_FLRCTRL_ENA	1	07-F0	c8	
2012/10/23	10:12:52.0	XRT_ARS_DIS_438_OG [0x1b6]	MDP_XRT_AEC_RESET	1	07-F0	d0	
2012/10/23	10:12:54.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_ARS_DIS	1	07-F0	d5	
2012/10/23	10:12:56.0	XRT_QT_PROG_SET_441_OG [0x1b9]	MDP_XRT_FLD_RESET	1	07-F0	da	
2012/10/23	10:12:58.0	XRT_FL_PROG_SET_444_OG [0x1bc]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 05	
2012/10/23	10:13:00.0	XRT_CTRL_AUTO_408_OG [0x198]	MDP_XRT_FL_PROG_SET	2	07-F0	c5 10	
2012/10/23	10:41:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0	
2012/10/23	10:41:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2012/10/23	10:41:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_FLD_RESET	1	07-F0	da	
2012/10/23	10:44:00.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_PREFLR_STRT	1	07-F0	e8	
2012/10/23	10:44:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9	
2012/10/23	10:45:00.0	XRT_CTRL_AUTO_413_OG [0x19d]					
2012/10/23	10:55:00.0	XRT_CTRL_MANU_402_OG [0x192]	MDP_XRT_CTRL_AUTO	1	07-F0	c0	

Oct 20, 12 13:35

XRT_OGLIST_0988.chk

Page 10/10

2012/10/23	11:12:00.0	AOCS_ORe-point_Start_3_0G [0x099]	MDP_XRT_CTRL_MANU	1	07-F0	c1
		AOCU_NM		5	02-76	00 00 00 00 00