

# XRT Timeline to be uploaded on 2012/11/06

Period: 2012/11/06 09:54:00 - 2012/11/10 10:44:00

\* \* \* \* \*

Normal mode

\* \* \* \* \*

**XOB #193C: AR Standard-A(Filter-Ratio with Al/poly and thin-Be) with PFB, 384x384 at 1064 1048, shorter thin-Be, thick Al and Al/Poly context, With G-band**

Term	Pointing (x, y)	Comment
11/06 10:07:00 - 11/06 14:14:54	Track ( -918.5, 204.1) @ 11/06 10:04:00	# OP start + 10min + returning AR
11/06 17:56:30 - 11/06 23:52:24	Track ( -900.0, 199.9) @ 11/06 17:53:30	returning AR
11/06 23:55:30 - 11/07 05:59:54	Track ( 564.1, -386.6) @ 11/06 23:53:30	AR11602 tracking
11/07 06:13:00 - 11/07 14:14:54	Track ( -860.8, 193.6) @ 11/07 06:10:00	returning AR
11/08 06:33:30 - 11/08 09:04:30	Track ( 744.3, -372.7) @ 11/08 06:30:30	AR11602 tracking

**PROG= 05 Inf.-time(s)**

<b>Subr= 1</b>	<b>1-time(s)</b>	<b>2.0sec</b>										
└─ <b>Seqn= 19</b>	<b>2-time(s)</b>	<b>2.0sec</b>										
└─ Open/G-band	Open/G-band	close	Safe	Norm	63ms	Obs	1x1	384x384 (1064, 1048)	DPCM	0	0	2.0sec
<b>Subr= 2</b>	<b>2-time(s)</b>	<b>2.0sec</b>										
└─ <b>Seqn= 92</b>	<b>1-time(s)</b>	<b>2.0sec</b>										
└─ Al-poly/Open	Al-poly/Open	close	Safe	Dark	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=98	0	0	2.0sec
└─ Open/G-band	Open/G-band	open	Safe	Norm	44ms	Obs	1x1	384x384 (1064, 1048)	Q=98	0	0	2.0sec
└─ <b>Seqn= 32</b>	<b>4-time(s)</b>	<b>2.0sec</b>										
└─ Al-poly/Open	thin-Be/Open	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
└─ Open/Ti-poly	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	512x512 (1064, 1048)	Q=95	3	0	2.0sec
└─ thin-Be/Open	med-Be/Open	close	Safe	Norm	5.66s	Obs	1x1	512x512 (1064, 1048)	Q=95	3	0	2.0sec
└─ Open/thick-Al	Open/thick-Al	close	Safe	Norm	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
└─ <b>Seqn= 93</b>	<b>30-time(s)</b>	<b>60.0sec</b>										
└─ thin-Be/Open	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
└─ Al-poly/Open	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	15.0sec
└─ thin-Be/Open	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	1	2.0sec
└─ Al-poly/Open	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	1	15.0sec
└─ thin-Be/Open	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	2	2.0sec
└─ Al-poly/Open	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	2	15.0sec
└─ thin-Be/Open	Open/thick-Be	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	3	2.0sec
└─ Al-poly/Open	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	3	15.0sec

Default Filter    Thicker Filter    VLS    mode    image    Exp.    CCD    Bin    ROI: size (center)    Comp.    AEC Buffer    Interval

**XOB #1945: HOP203 - Ti/Poly - FOV256 - Q95 - 1min cadence - AR - 512FOV Context -AEC1**

Term	Pointing (x, y)	Comment
11/06 14:18:00 - 11/06 17:43:24	Track ( -228.4, 61.4) @ 11/06 14:15:00	HOP203
11/07 14:18:00 - 11/07 18:01:54	Track ( -6.7, 61.4) @ 11/07 14:15:00	HOP203

**PROG= 17 Inf.-time(s)**

<b>Subr= 1</b>	<b>1-time(s)</b>	<b>2.0sec</b>										
└─ <b>Seqn= 9</b>	<b>1-time(s)</b>	<b>2.0sec</b>										
└─ Open/Ti-poly	Open/Ti-poly	close	Safe	Norm	2.00s	Obs	1x1	512x512 (1064, 1048)	Q=95	1	0	2.0sec
<b>Subr= 2</b>	<b>5-time(s)</b>	<b>2.0sec</b>										
└─ <b>Seqn= 55</b>	<b>1-time(s)</b>	<b>2.0sec</b>										
└─ Open/Ti-poly	Open/Ti-poly	close	Safe	Dark	2.00s	Obs	1x1	256x256 (1064, 1048)	Q=95	0	0	2.0sec
└─ Open/G-band	Open/G-band	open	Safe	Norm	63ms	Obs	1x1	256x256 (1064, 1048)	Q=90	0	0	2.0sec
└─ <b>Seqn= 10</b>	<b>30-time(s)</b>	<b>60.0sec</b>										
└─ Open/Ti-poly	Open/Ti-poly	close	Safe	Norm	2.00s	Obs	1x1	256x256 (1064, 1048)	Q=95	1	0	2.0sec

Default Filter    Thicker Filter    VLS    mode    image    Exp.    CCD    Bin    ROI: size (center)    Comp.    AEC Buffer    Interval

**XOB #192F: Synoptic Q95 2x2 - Al/mesh(33/1024) + Dark cal(2x2 4x4 8x8 512 Q98) + Dark cal(1x1 512x2048 -1x1 2048x512) + Ti-poly(64/1443) + Thin-Be(18)**

Term	Pointing (x, y)	Comment
11/06 17:46:30 - 11/06 17:53:24	Fixed ( 0.0, 0.0)	synoptic, shifted -16.5 min
11/07 06:03:00 - 11/07 06:09:54	Fixed ( 0.0, 0.0)	synoptic
11/07 18:05:00 - 11/07 18:11:54	Fixed ( 0.0, 0.0)	synoptic, shifted 2.0 min
11/08 06:23:30 - 11/08 06:30:24	Fixed ( 0.0, 0.0)	synoptic, shifted 20.5 min

**PROG= 13 1-time(s)**

<b>Subr= 1</b>	<b>1-time(s)</b>	<b>14.0sec</b>										
└─ <b>Seqn= 64</b>	<b>1-time(s)</b>	<b>4.0sec</b>										
└─ Open/Al-mesh	Open/Ti-poly	close	Safe	Norm	32ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
└─ Open/Al-mesh	Open/Ti-poly	close	Safe	Norm	1.00s	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
└─ <b>Seqn= 6</b>	<b>1-time(s)</b>	<b>2.0sec</b>										
└─ Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	2x2	2048x2048 (1024, 1024)	Q=98	0	0	2.0sec
└─ Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	4x4	2048x2048 (1024, 1024)	Q=98	0	0	2.0sec
└─ Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	8x8	2048x2048 (1024, 1024)	Q=98	0	0	2.0sec
└─ Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	1x1	2048x512 (1024, 1024)	DPCM	0	0	2.0sec
└─ Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	1x1	512x2048 (1024, 1024)	DPCM	0	0	2.0sec
└─ <b>Seqn= 70</b>	<b>1-time(s)</b>	<b>4.0sec</b>										
└─ Open/Ti-poly	Open/Ti-poly	close	Safe	Norm	63ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
└─ Open/Ti-poly	Open/Ti-poly	close	Safe	Norm	1.41s	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
└─ <b>Seqn= 67</b>	<b>1-time(s)</b>	<b>2.0sec</b>										
└─ thin-Be/Open	thin-Be/Open	close	Safe	Norm	177ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
└─ thin-Be/Open	thin-Be/Open	close	Safe	Norm	2.83s	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
└─ <b>Seqn= 69</b>	<b>1-time(s)</b>	<b>2.0sec</b>										
└─ Open/G-band	Open/G-band	open	Safe	Norm	8ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec

Subr= 2	1-time(s)	2.0sec										
Seqn= 68	1-time(s)	2.0sec										
Open/G-band	Open/G-band	close	Safe	Norm	32ms	Obs	1x1	2048x2048 (1024, 1024)	DPCM	0	0	2.0sec
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	

**XOB #193B: AR Standard-B(Morphology) with PFB, thin-Be + multifilter context, 384x384 at 1064 1048, 180s-cad w/ G-Band VLS Closed Test**

Term	Pointing (x, y)	Comment										
11/07 18:15:00 - 11/08 06:20:24	Track ( -810.6, 187.9) @ 11/07 18:12:00	returning AR										
<b>PROG= 14 Inf.-time(s)</b>												
Subr= 1	1-time(s)	2.0sec										
Seqn= 18	1-time(s)	2.0sec										
Open/Ti-poly	Open/thick-Al	close	Safe	Dark	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=98	0	0	2.0sec
Open/G-band	Open/G-band	open	Safe	Norm	44ms	Obs	1x1	384x384 (1064, 1048)	Q=98	0	0	2.0sec
Seqn= 19	1-time(s)	2.0sec										
Open/G-band	Open/G-band	close	Safe	Norm	63ms	Obs	1x1	384x384 (1064, 1048)	DPCM	0	0	2.0sec
Seqn= 65	4-time(s)	2.0sec										
Open/Ti-poly	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
Open/thick-Al	Open/thick-Al	close	Safe	Norm	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
Al-poly/Open	Al-poly/thick-Be	close	Safe	Norm	250ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
C-poly/Open	C-poly/thick-Al	close	Safe	Norm	250ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
thin-Be/Open	med-Be/Open	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
med-Be/Open	med-Be/Open	close	Safe	Norm	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
med-Al/Open	med-Al/thick-Al	close	Safe	Norm	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
Subr= 2	1-time(s)	2.0sec										
Seqn= 73	70-time(s)	180.0sec										
thin-Be/Open	med-Be/Open	close	Safe	Norm	1.41s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	12.5sec
thin-Be/Open	med-Be/Open	close	Safe	Norm	1.41s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	1	12.5sec
thin-Be/Open	med-Be/Open	close	Safe	Norm	1.41s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	2	12.5sec
thin-Be/Open	med-Be/Open	close	Safe	Norm	1.41s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	3	12.5sec
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	

\* \* \* \* \*

**Flare mode**

\* \* \* \* \*

**XOB #1920: Flare obs. dynamics - thin-Be high cadence + context (med-Al,thick-Be -384x384 + Al-poly 512x512 2x2)-Gband (45ms)-15 loops**

Term	Pointing (x, y)	Comment										
11/06 10:07:00 - 11/06 14:14:54	Track ( -918.5, 204.1) @ 11/06 10:04:00	# OP start + 10min + returning AR										
11/06 14:18:00 - 11/06 17:43:24	Track ( -228.4, 61.4) @ 11/06 14:15:00	HOP203										
11/06 17:56:30 - 11/06 23:52:24	Track ( -900.0, 199.9) @ 11/06 17:53:30	returning AR										
11/06 23:55:30 - 11/07 05:59:54	Track ( 564.1, -386.6) @ 11/06 23:53:30	AR11602 tracking										
11/07 06:13:00 - 11/07 14:14:54	Track ( -860.8, 193.6) @ 11/07 06:10:00	returning AR										
11/07 14:18:00 - 11/07 18:01:54	Track ( -6.7, 61.4) @ 11/07 14:15:00	HOP203										
11/07 18:15:00 - 11/08 06:20:24	Track ( -810.6, 187.9) @ 11/07 18:12:00	returning AR										
11/08 06:33:30 - 11/08 09:04:30	Track ( 744.3, -372.7) @ 11/08 06:30:30	AR11602 tracking										
<b>PROG= 16 15-time(s)</b>												
Subr= 1	45-time(s)	10.0sec										
Seqn= 35	1-time(s)	2.0sec										
thin-Be/Open	med-Be/Open	close	Safe	Norm	250ms	Obs	1x1	384x384 (1024, 1024)	Q=95	3	0	2.0sec
Subr= 2	1-time(s)	10.0sec										
Seqn= 36	1-time(s)	2.0sec										
med-Al/Open	med-Al/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1024, 1024)	Q=95	3	0	2.0sec
Open/thick-Be	Open/thick-Be	close	Safe	Norm	2.00s	Obs	1x1	384x384 (1024, 1024)	Q=95	3	0	2.0sec
Seqn= 37	1-time(s)	2.0sec										
Al-poly/Open	Al-poly/thick-Al	close	Safe	Norm	125ms	Obs	2x2	512x512 (1024, 1024)	Q=95	2	0	2.0sec
Seqn= 38	1-time(s)	2.0sec										
Open/G-band	Open/G-band	open	Safe	Norm	44ms	Obs	1x1	384x384 (1024, 1024)	Q=98	0	0	2.0sec
Open/thick-Al	Open/thick-Al	close	Safe	Dark	1.00s	Obs	1x1	384x384 (1024, 1024)	Q=98	0	0	2.0sec
Open/thick-Al	Open/thick-Al	close	Safe	Dark	1.00s	Obs	2x2	512x512 (1024, 1024)	Q=98	0	0	2.0sec
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	

\* \* \* \* \*

**Active Region Search**

\* \* \* \* \*

NOT USED

\* \* \* \* \*


**Flare Detection**

\* \* \* \* \*


**FLD Patrol**

Term	Pointing (x, y)	Comment									
11/06 10:06:46 - 11/06 17:43:46	Track ( -918.5, 204.1) @ 11/06 10:04:00	# OP start + 10min + returning AR									
11/06 17:56:16 - 11/07 06:00:16	Track ( -900.0, 199.9) @ 11/06 17:53:30	returning AR									
11/07 06:12:46 - 11/07 18:02:16	Track ( -860.8, 193.6) @ 11/07 06:10:00	returning AR									
11/07 18:14:46 - 11/08 06:20:46	Track ( -810.6, 187.9) @ 11/07 18:12:00	returning AR									
11/08 06:33:16 - 11/10 10:44:00	Track ( 744.3, -372.7) @ 11/08 06:30:30	AR11602 tracking									
Open/Ti-poly	Open/thick-Al	close	Safe	Norm	8ms	Obs	8x8		Q=50		30sec
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval


### CMDI #0034 2012/11/06




### CMDI #0034 2012/11/06




### CMDI #0034 2012/11/07




CMDI #0034 2012/11/07




CMDI #0034 2012/11/08




CMDI #0034 2012/11/08




CMDI #0034 2012/11/09




CMDI #0034 2012/11/09



CMDI #0034 2012/11/10



CMDI #0034 2012/11/10





```

0096 C.
0097 C.
0098 C. *****
0099 C. OP/OGY1;4YE;|YAYOX
0100 C. *****
0101 C.
0102 C. ;ãOP/OGY1;4YE;ã
0103 S. OP op-251:OP
0104 ( )
0105 S. OG og-251:OG
0106 ( )
0107 C.
0108 C. ;ãNMOG&OPfî°èYAYOX;ã
0109 C. NMOG(0x200000-0x207FFF;§ 32 kbyte)
0110 +. DC 01-23 DHU_DMA_DMP_PRM_SET
0111 BC (20 00 7f 01 02)
0112 C. çç[HK1_DMP_TOP_ADRS_1] EQ 40
0113 C. çç[HK1_DMP_TOP_ADRS_0] EQ 0
0114 C. çç[HK1_DMP_BLOCK_NUM] EQ 127
0115 C. çç[HK1_DMP_REPEAT_NUM] EQ 0
0116 C. çç[HK1_DMA_DMP_PIM] EQ DHU
0117 +. DC 01-22 DHU_MODE_CHNG
0118 BC (07 0b f8)
0119 C. çç[HK1_PKT_FORM_NO] EQ 7
0120 C. çç[HK1_PKT_GEN_TIME] EQ 0.25 s
0121 C. çç[HK1_S_TLM_BIT_RATE] EQ 32k
0122 C. çç[HK1_X_TLM_BIT_RATE] EQ 4M
0123 C. çç[HK1_DMP_CHK_FLG] EQ EXEC
0124 C. YAYOXx½ª î»ò³ îÇ§
0125 C. çç[HK1_DMP_CHK_FLG] EQ NON
0126 C. RAM ID=NMOG²î½E¹ç•è² îOKò³ îÇ§
0127 C.
0128 C. NMOG(0x208000-0x20FFFF;§ 32 kbyte)
0129 +. DC 01-23 DHU_DMA_DMP_PRM_SET
0130 BC (20 80 7f 01 02)
0131 C. çç[HK1_DMP_TOP_ADRS_1] EQ 41
0132 C. çç[HK1_DMP_TOP_ADRS_0] EQ 0
0133 C. çç[HK1_DMP_BLOCK_NUM] EQ 127
0134 C. çç[HK1_DMP_REPEAT_NUM] EQ 0
0135 C. çç[HK1_DMA_DMP_PIM] EQ DHU
0136 +. DC 01-22 DHU_MODE_CHNG
0137 BC (07 0b f8)
0138 C. çç[HK1_PKT_FORM_NO] EQ 7
0139 C. çç[HK1_PKT_GEN_TIME] EQ 0.25 s
0140 C. çç[HK1_S_TLM_BIT_RATE] EQ 32k
0141 C. çç[HK1_X_TLM_BIT_RATE] EQ 4M
0142 C. çç[HK1_DMP_CHK_FLG] EQ EXEC
0143 C. YAYOXx½ª î»ò³ îÇ§
0144 C. çç[HK1_DMP_CHK_FLG] EQ NON
0145 C. RAM ID=NMOG²î½E¹ç•è² îOKò³ îÇ§
0146 C.
0147 C. NMOG(0x210000-0x2100FF;§ 256byte)+OP(0x210100-0x2141FF: 16.25kbyte)
0148 +. DC 01-23 DHU_DMA_DMP_PRM_SET
0149 BC (21 00 41 01 02)
0150 C. çç[HK1_DMP_TOP_ADRS_1] EQ 42
0151 C. çç[HK1_DMP_TOP_ADRS_0] EQ 0
0152 C. çç[HK1_DMP_BLOCK_NUM] EQ 65
0153 C. çç[HK1_DMP_REPEAT_NUM] EQ 0
0154 C. çç[HK1_DMA_DMP_PIM] EQ DHU
0155 +. DC 01-22 DHU_MODE_CHNG
0156 BC (07 0b f8)
0157 C. çç[HK1_PKT_FORM_NO] EQ 7
0158 C. çç[HK1_PKT_GEN_TIME] EQ 0.25 s
0159 C. çç[HK1_S_TLM_BIT_RATE] EQ 32k
0160 C. çç[HK1_X_TLM_BIT_RATE] EQ 4M
0161 C. çç[HK1_DMP_CHK_FLG] EQ EXEC
0162 C. YAYOXx½ª î»ò³ îÇ§
0163 C. çç[HK1_DMP_CHK_FLG] EQ NON
0164 C. RAM ID=NMOG, RAM ID=OP²î½E¹ç•è² îOKò³ îÇ§
0165 C.
0166 C. ***** °E²¼ò î½Ã´ ¶Á°òEÉ¬ò°Á÷¿@ (½âµ-YAYOXx½ê½çòðÁÔÃæç½ª°²°è½î¹çòçðâ) *****
0167 C. DHUYâ;4YE;E½Y½;Yi;4YE;Eòðîã¹
0168 +. DC 01-22 DHU_MODE_CHNG
0169 BC (02 0a f8)
0170 C. çç[HK1_PKT_FORM_NO] EQ 2
0171 C. çç[HK1_PKT_GEN_TIME] EQ 0.5S
0172 C. çç[HK1_S_TLM_BIT_RATE] EQ 32K
0173 C. çç[HK1_X_TLM_BIT_RATE] EQ 4M
0174 C.
0175 C. *****
0176 C. TI-CMD SET (OPOG STOP/COPY/START)
0177 C. *****
0178 C.
0179 C. NOTICE ;§ OPOG UPLOAD²-Á÷¿@NG²î½î¹ç;ç°E²¼ò îTI-CMDÁ÷¿@²î½Á¹Ô²°²E²²²³²E;f
0180 C. ²²²²;çSET²EDUMPA²E±²î½Y¹²ç¹Ô²²²³²E;f
0181 C.
0182 C. TIY³Y²Y²Y²E²òðÁDî¿(UT)
0183 +. TI 2012-11-06 09:49:00.0
0184 DC 01-B3 DHU_OP_STOP
0185 C. çç[HK1_TI_CMD_NUM] EQ 1COUNTUP
0186 C.
0187 +. TI 2012-11-06 09:49:01.0
0188 DC 01-B4 DHU_OP_COPY
0189 C. çç[HK1_TI_CMD_NUM] EQ 1COUNTUP
0190 C.
0191 +. TI 2012-11-06 09:49:01.0
0192 DC 01-B5 DHU_OPOG_COPY
0193 C. çç[HK1_TI_CMD_NUM] EQ 1COUNTUP

```



```

0194 C.
0195 +. TI 2012-11-06 09:53:59.5
0196 DC 01-B2 DHU_OP_START
0197 C.      ¢¢[HK1_TI_CMD_NUM]              EQ      1COUNTUP
0198 C.
0199 C.      °Ê²¼□İÄē%İİñ□İŷÄŷ§ŷÄŷ⁻¹âİÛ
0200 C.      ¢¢[HK1_TI_CMD_ENA/DIS]          EQ      ENA
0201 C.      ¢¢[HK1_TI_CMD_NUM]              EQ      4
0202 C.      ¢¢[HK1_NEXT_EXEC_PIM]           EQ      DHU
0203 C.      ¢¢[HK1_NEXT_EXEC_DC]            EQ      0xB3
0204 C.
0205 C.      *****
0206 C.      Tİİİ°èŷÄŷÖŷ×
0207 C.      *****
0208 C.
0209 C.      TI_TBL(0x03AB00-0x03AEFF;§ 1024byte)
0210 +. DC 01-23 DHU_DMA_DMP_PRM_SET
0211 BC      (03 ab 03 01 02)
0212 C.      ¢¢[HK1_DMP_TOP_ADRS_1]         EQ      07
0213 C.      ¢¢[HK1_DMP_TOP_ADRS_0]         EQ      2B
0214 C.      ¢¢[HK1_DMP_BLOCK_NUM]           EQ      3
0215 C.      ¢¢[HK1_DMP_REPEAT_NUM]         EQ      0
0216 C.      ¢¢[HK1_DMA_DMP_PIM]             EQ      DHU
0217 +. DC 01-22 DHU_MODE_CHNG
0218 BC      (07 0b f8)
0219 C.      ¢¢[HK1_PKT_FORM_NO]             EQ      7
0220 C.      ¢¢[HK1_PKT_GEN_TIME]            EQ      0.25 s
0221 C.      ¢¢[HK1_S_TLM_BIT_RATE]         EQ      32k
0222 C.      ¢¢[HK1_X_TLM_BIT_RATE]         EQ      4M
0223 C.      ¢¢[HK1_DMP_CHK_FLG]            EQ      EXEC
0224 C.
0225 C.      ŷÄŷÖŷ×½ªİ»□ò³İÇ§
0226 C.      ¢¢[HK1_DMP_CHK_FLG]            EQ      NON
0227 C.
0228 C.      RAM ID=TI_TBL□İŷÈ¹ç•è²İOK□ò³İÇ§
0229 C.
0230 C.      DHUŷâ;¼ŷÈ;È¼ŷ¼. ŷİ;¼ŷÈ;È□òİâ□¹
0231 +. DC 01-22 DHU_MODE_CHNG
0232 BC      (02 0a f8)
0233 C.      ¢¢[HK1_PKT_FORM_NO]             EQ      2
0234 C.      ¢¢[HK1_PKT_GEN_TIME]            EQ      0.5S
0235 C.      ¢¢[HK1_S_TLM_BIT_RATE]         EQ      32K
0236 C.      ¢¢[HK1_X_TLM_BIT_RATE]         EQ      4M
0237 C.
0238 C.      *****
0239 C.      SOT TI command set
0240 C.      *****
0241 C.      Execute, after the success of OP upload.
0242 +. TI 2012-11-06 09:53:16.0
0243 DC 07-F0 MDP_SOT_MODE_STBY
0244 BC      (41)
0245 C.      -----
0246 C.      HK1_TI_CMD_NUM      = 1 CNTUP [ ]
0247 C.      -----
0248 C.      ***** SOT END *****
0249 C.      Stop EIS observation and temporarily disable EIS mode changes
0250 C.
0251 C.
0252 C.      ***** Start EIS operation (TI set) *****
0253 C.      Execute, after the success of OP upload.
0254 C.      Set EIS TI-commands
0255 +. TI 2012-11-06 09:53:30.0
0256 DC 07-FC EIS_MODE_MANU
0257 BC      (21 02)
0258 +. TI 2012-11-06 09:53:40.0
0259 DC 07-FC EIS_MODE_CHG_DIS
0260 BC      (22)
0261 C.      [ ] [HK1_TI_CMD_NUM]            EQ      2 COUNTUP
0262 C.      ***** End EIS operation (TI set) *****
0263 C.
0264 C.
0265 C.
0266 C.      ***** XRT START *****
0267 C.      Execute, after the success of OP upload.
0268 +. TI 2012-11-06 09:53:00.0
0269 DC 07-F0 MDP_XRT_MODE_STBY
0270 BC      (c3)
0271 C.      [ ] [HK1_TI_CMD_NUM]            EQ      1COUNTUP
0272 C.
0273 C.      ***** XRT END *****
0274 C.
0275 C.      ***** MDP ´ûÄİâİ»ö¼ŷ□ÈÄĐ□¹èDCBC•x²è *****
0276 C.      (¼ª°İŷÖŷÄŷÈŷŷÈŷÄŷÇŷÈè¼□□¼Ä»Û□¹è)
0277 S. DC-BC dcbc-402:DCBC
0278 (MDP_known_event)
0279 C.
0280 C.
0281 C.      ***** ŷĐŷ¹•İ Daily±çİñ□È'Ø□¹èDCBC•x²è *****
0282 S. DC-BC dcbc-153:DCBC
0283 (SPECIAL-CMD_DAILY_OPERATIN_DCB)
0284 C.
0285 C.
0286 C.      ;ãLOSŷÄŷ§ŷÄŷ⁻¼Ä»Û;ã
0287 C.
0288 C.      ***** LOS *****
0289 C.

```





(a) Spacecraft Operation Procedure (real-commands)

```
main-253 2012-11-06 15:13:34 156 33 SOLAR-B MAIN //
0001 C.
0002 . C. ***** AOS *****
0003 C.
0004 . C. ;ãAOSYÁY$YÁY-¼Á»Û;ã
0005 C.
0006 C. YÁYB;¼Y³YF¥ÓYÉÁ+¿®
0007 +. DC 00-00 NULL_DUMMY_CMD
0008 C.
0009 . C. ***** AOCs : Reload orbital element (send every contact) *****
0010 C. Áí;Èð¿ðÁð•µ°È»Í×ÁÇóÍYçYÁY×Yí;¼YÉ;ÈÈè%µ•ííÉ;ÈðÈ¼°ÇÓð•ð¿¼í¹çðÍ;çÀ®, ùð¹ðèððçÁ+¿®ð•ðÈððð³ðÈ;f
0011 +. DC 02-8E AOCU_ORB_UPD
0012 C.
0013 C.
0014 C.
0015 C. ***** XRT START *****
0016 C.
0017 +. DC 07-F0 MDP_XRT_CTRL_MANU
0018 BC (c1)
0019 + DC 07-F0 MDP_XRT_MODE_STBY
0020 BC (c3)
0021 . C. ----- Success Verify ? OK / NG____
0022 C.
0023 C. XRT Obs. Table Upload
0024 . S. RAM ram-291:MDP_OBS_X
0025 ( )
0026 C.
0027 +. DC 07-F0 MDP_DUMP_XRTTBL
0028 BC (84 07 00 00 00 3a d4)
0029 . C. ----- Comparison Check ? OK / ERR ____
0030 C.
0031 C.
0032 +. DC 07-F0 MDP_XRT_ROI_SET
0033 BC (cd 01 b1 b1 04 04)
0034 + DC 07-F0 MDP_XRT_ROI_SET
0035 BC (cd 02 b1 b1 08 08)
0036 + DC 07-F0 MDP_XRT_ROI_SET
0037 BC (cd 03 b1 b1 08 08)
0038 + DC 07-F0 MDP_XRT_ROI_SET
0039 BC (cd 04 b1 b1 06 06)
0040 + DC 07-F0 MDP_XRT_ROI_SET
0041 BC (cd 05 85 83 06 06)
0042 + DC 07-F0 MDP_XRT_ROI_SET
0043 BC (cd 06 85 83 06 06)
0044 + DC 07-F0 MDP_XRT_ROI_SET
0045 BC (cd 07 85 83 08 08)
0046 + DC 07-F0 MDP_XRT_ROI_SET
0047 BC (cd 08 85 83 04 04)
0048 + DC 07-F0 MDP_XRT_ROI_SET
0049 BC (cd 09 80 80 20 20)
0050 + DC 07-F0 MDP_XRT_ROI_SET
0051 BC (cd 0a 80 80 20 08)
0052 + DC 07-F0 MDP_XRT_ROI_SET
0053 BC (cd 0b 80 80 08 20)
0054 + DC 07-F0 MDP_XRT_ROI_SET
0055 BC (cd 0f 80 80 06 06)
0056 + DC 07-F0 MDP_XRT_ROI_SET
0057 BC (cd 10 80 80 08 08)
0058 + DC 07-F0 MDP_XRT_FLD_DIS
0059 BC (d9)
0060 + DC 07-F0 MDP_XRT_FLRCTRL_DIS
0061 BC (c9)
0062 + DC 07-F0 MDP_XRT_AEC_RESET
0063 BC (d0)
0064 + DC 07-F0 MDP_XRT_ARS_DIS
0065 BC (d5)
0066 + DC 07-F0 MDP_XRT_FLD_RESET
0067 BC (da)
0068 + DC 07-F0 MDP_XRT_QT_PROG_SET
0069 BC (c4 0e)
0070 +. DC 07-F0 MDP_XRT_FL_PROG_SET
0071 BC (c5 10)
0072 . C. ----- Success Verify ? OK / NG ____
0073 C.
0074 C.
0075 . C. All OK? Yes--> Please Proceed. / No --> Stop here.
0076 C.
0077 +. DC 07-F0 MDP_XRT_MODE_OBSV
0078 BC (c2)
0079 +. TI 2012-11-06 09:53:02.0
0080 DC 07-F0 MDP_XRT_MODE_OBSV
0081 BC (c2)
0082 . C. ----- Success Verify ? OK / NG ____
0083 C.
0084 C. ***** XRT END *****
0085 . C. *****
0086 C. SOT table upload
0087 C. *****
0088 . C. < Stop FG table >
0089 +. DC 07-F0 MDP_FG_CTRL_MANU
0090 BC (51)
0091 . C. -----
0092 C. MDP_FG_CTRL_MODE = MANU [ ]
0093 C. -----
0094 C.
0095 . C. <Upload FG Observation Table>
```

```

0096 . S. RAM ram-262:MDP_OBS_F
0097 ( )
0098 C.
0099 . C. < Dump RAMID=MDP_OBS_F >
0100 +. DC 07-F0 MDP_DUMP_FGTBL
0101 BC (82 07 00 00 00 38 b8)
0102 C. -----
0103 C. MDP_OBS_F verify = OK/NG [ ]
0104 C. -----
0105 C.
0106 . C. < Upload DPL table >
0107 C.
0108 C. ¥ç¥Ã¥×¥í;¥É°âÊ°âESTS_CHK°ðOFF°Ë°âè
0109 C.
0110 . S. RAM ram-271:MDP_DPL
0111 ( )
0112 C.
0113 . C. < Dump RAMID=MDP_DPL >
0114 +. DC 07-F0 MDP_DUMP_FGTBL
0115 BC (82 07 00 38 b8 00 40)
0116 C. -----
0117 C. MDP_DPL verify = OK [ ]
0118 C. -----
0119 C.
0120 C. STS_CHK°ðON°Ë°âè
0121 C.
0122 . C. < Update MDP DSC PAR1 >
0123 +. DC 07-F0 MDP_DSC_PAR1_UPDATE
0124 BC (4c)
0125 C. MDP_CMD_CODE = F04C0700[ ]
0126 C. MDP_CMD_CNT (count-up 1) [ ]
0127 C. -----
0128 C.
0129 . C.
0130 C. *****
0131 C. SOT TI command set
0132 C. *****
0133 C. Execute, after the success of TBL upload.
0134 +. TI 2012-11-06 09:53:18.0
0135 DC 07-F0 MDP_SOT_MODE_OBSV
0136 BC (40)
0137 C. -----
0138 C. HK1_TI_CMD_NUM = 1 CNTUP [ ]
0139 C. -----
0140 C.
0141 C.
0142 . C. ***** MDP `ûÃîâî»ò%ÿ°Ë°âèDCBC•x²è *****
0143 C. (%â°î¥Ó¥Ã¥Ë¥P¥Ë¥â¥ç¥è°Ë%¼°â%¼°Û°âè)
0144 . S. DC-BC dcbc-402:DCBC
0145 (MDP_known_event)
0146 C.
0147 C.
0148 . C. ***** ¥D¥¹.Ï Daily±;îÑ°Ë`Ø°âèDCBC•x²è *****
0149 . S. DC-BC dcbc-153:DCBC
0150 (SPECIAL-CMD_DAILY_OPERATIN_DCB)
0151 C.
0152 C.
0153 . C. ;ãLOS¥Ã¥S¥Ã¥~¼°Û;ã
0154 C.
0155 . C. ***** LOS *****
0156 C.

```

Nov 06, 12 15:13

XRT\_OGLIST\_0034.chk

Page 1/6

\*\*\* OP Sequence for XRT \*\*\*

2012/11/06	10:03:54.0	XRT_CTRL_MANU_447_OG [0x1bf]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/11/06	10:04:00.0	AOCS_Ore-point_Start_1_OG [0x097]							
		AOCU_NM	5	02-76	01 00 00 00 00				
2012/11/06	10:06:26.0	XRT_FOCUS_POSITION_420_OG [0x1a4]							
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00				
2012/11/06	10:06:46.0	XRT_FLD_ENA_428_OG [0x1ac]							
		MDP_XRT_FLD_ENA	1	07-F0	d8				
2012/11/06	10:06:48.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]							
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8				
2012/11/06	10:06:50.0	XRT_AEC_RESET_423_OG [0x1a7]							
		MDP_XRT_AEC_RESET	1	07-F0	d0				
2012/11/06	10:06:52.0	XRT_ARS_DIS_438_OG [0x1b6]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/11/06	10:06:54.0	XRT_FLD_RESET_424_OG [0x1a8]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/11/06	10:06:56.0	XRT_QT_PROG_SET_417_OG [0x1a1]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 05				
2012/11/06	10:06:58.0	XRT_FL_PROG_SET_444_OG [0x1bc]							
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 10				
2012/11/06	10:07:00.0	XRT_CTRL_AUTO_408_OG [0x198]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/11/06	14:14:54.0	XRT_CTRL_MANU_447_OG [0x1bf]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/11/06	14:15:00.0	AOCS_Ore-point_Start_2_OG [0x098]							
		AOCU_NM	5	02-76	03 00 00 00 00				
2012/11/06	14:17:26.0	XRT_FOCUS_POSITION_420_OG [0x1a4]							
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00				
2012/11/06	14:17:46.0	XRT_FLD_ENA_428_OG [0x1ac]							
		MDP_XRT_FLD_ENA	1	07-F0	d8				
2012/11/06	14:17:48.5	XRT_FLRCTRL_ENA_429_OG [0x1ad]							
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8				
2012/11/06	14:17:50.5	XRT_AEC_RESET_423_OG [0x1a7]							
		MDP_XRT_AEC_RESET	1	07-F0	d0				
2012/11/06	14:17:52.5	XRT_ARS_DIS_438_OG [0x1b6]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/11/06	14:17:54.5	XRT_FLD_RESET_424_OG [0x1a8]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/11/06	14:17:56.5	XRT_QT_PROG_SET_440_OG [0x1b8]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 11				
2012/11/06	14:17:58.5	XRT_FL_PROG_SET_444_OG [0x1bc]							
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 10				
2012/11/06	14:18:00.5	XRT_CTRL_AUTO_408_OG [0x198]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/11/06	14:54:30.0	XRT_CTRL_MANU_400_OG [0x190]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/11/06	14:54:32.0	XRT_FLD_RESET_424_OG [0x1a8]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/11/06	14:54:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/11/06	14:57:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/11/06	15:07:00.0	XRT_Custom_434_OG [0x1b2]							
2012/11/06	15:08:00.0	XRT_CTRL_AUTO_413_OG [0x19d]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/11/06	16:30:00.0	XRT_CTRL_MANU_400_OG [0x190]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/11/06	16:30:02.0	XRT_FLD_RESET_424_OG [0x1a8]							
		MDP_XRT_FLD_RESET	1	07-F0	da				
2012/11/06	16:30:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]							
		MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/11/06	16:33:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]							
		MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/11/06	16:54:01.0	XRT_Custom_434_OG [0x1b2]							
2012/11/06	16:55:01.0	XRT_CTRL_AUTO_413_OG [0x19d]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/11/06	17:43:24.0	XRT_CTRL_MANU_402_OG [0x192]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/11/06	17:43:26.0	XRT_FOCUS_POSITION_403_OG [0x193]							
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00				
2012/11/06	17:43:30.0	AOCS_Ore-point_Start_3_OG [0x099]							
		AOCU_NM	5	02-76	00 00 00 00 00				
2012/11/06	17:43:46.0	XRT_FLD_DIS_404_OG [0x194]							
		MDP_XRT_FLD_DIS	1	07-F0	d9				
2012/11/06	17:43:48.0	XRT_FLRCTRL_DIS_405_OG [0x195]							
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9				
2012/11/06	17:43:50.0	XRT_ARS_DIS_406_OG [0x196]							
		MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/11/06	17:46:28.0	XRT_QT_PROG_SET_419_OG [0x1a3]							
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 0d				
2012/11/06	17:46:30.0	XRT_CTRL_AUTO_408_OG [0x198]							
		MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/11/06	17:53:24.0	XRT_CTRL_MANU_447_OG [0x1bf]							
		MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/11/06	17:53:30.0	AOCS_Ore-point_Start_1_OG [0x097]							
		AOCU_NM	5	02-76	01 00 00 00 00				
2012/11/06	17:55:56.0	XRT_FOCUS_POSITION_420_OG [0x1a4]							
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00				
2012/11/06	17:56:16.0	XRT_FLD_ENA_428_OG [0x1ac]							
		MDP_XRT_FLD_ENA	1	07-F0	d8				
2012/11/06	17:56:18.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]							

Nov 06, 12 15:13

## XRT\_OGLIST\_0034.chk

Page 2/6

2012/11/06	17:56:20.0	XRT_AEC_RESET_423_OG [0x1a7]	MDP_XRT_FLRCTRL_ENA	1	07-F0	c8		
2012/11/06	17:56:22.0	XRT_ARS_DIS_438_OG [0x1b6]	MDP_XRT_AEC_RESET	1	07-F0	d0		
2012/11/06	17:56:24.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_ARS_DIS	1	07-F0	d5		
2012/11/06	17:56:26.0	XRT_QT_PROG_SET_417_OG [0x1a1]	MDP_XRT_FLD_RESET	1	07-F0	da		
2012/11/06	17:56:28.0	XRT_FL_PROG_SET_444_OG [0x1bc]	MDP_XRT_QT_PROG_SET	2	07-F0	c4	05	
2012/11/06	17:56:30.0	XRT_CTRL_AUTO_408_OG [0x198]	MDP_XRT_FL_PROG_SET	2	07-F0	c5	10	
2012/11/06	18:07:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/11/06	18:07:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/11/06	18:07:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_FLD_RESET	1	07-F0	da		
2012/11/06	18:10:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STRT	1	07-F0	e8		
2012/11/06	18:30:31.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_PREFLR_STOP	1	07-F0	e9		
2012/11/06	18:31:31.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_Custom_434_OG [0x1b2]					
2012/11/06	19:44:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/11/06	19:44:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/11/06	19:44:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_FLD_RESET	1	07-F0	da		
2012/11/06	19:44:04.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STRT	1	07-F0	e8		
2012/11/06	19:47:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9		
2012/11/06	20:07:30.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_PREFLR_STOP	1	07-F0	e9		
2012/11/06	20:08:30.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_Custom_434_OG [0x1b2]					
2012/11/06	21:21:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/11/06	21:21:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/11/06	21:21:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_FLD_RESET	1	07-F0	da		
2012/11/06	21:21:34.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STRT	1	07-F0	e8		
2012/11/06	21:24:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9		
2012/11/06	21:44:30.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_PREFLR_STOP	1	07-F0	e9		
2012/11/06	21:45:30.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_Custom_434_OG [0x1b2]					
2012/11/06	22:59:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/11/06	22:59:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/11/06	22:59:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_FLD_RESET	1	07-F0	da		
2012/11/06	22:59:04.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STRT	1	07-F0	e8		
2012/11/06	23:02:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9		
2012/11/06	23:17:31.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_PREFLR_STOP	1	07-F0	e9		
2012/11/06	23:18:31.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_Custom_434_OG [0x1b2]					
2012/11/06	23:52:24.0	XRT_CTRL_MANU_447_OG [0x1bf]	MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/11/06	23:53:30.0	AOCS_Ore-point_Start_4_OG [0x09a]	MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/11/06	23:54:56.0	XRT_FOCUS_POSITION_420_OG [0x1a4]	AOCU_NM	5	02-76	02	00 00 00 00	
2012/11/06	23:55:16.0	XRT_FLD_ENA_428_OG [0x1ac]	XRT_FOCUS_POSITION	4	07-F8	22	fe 97 00	
2012/11/06	23:55:18.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]	MDP_XRT_FLD_ENA	1	07-F0	d8		
2012/11/06	23:55:20.0	XRT_AEC_RESET_423_OG [0x1a7]	MDP_XRT_FLRCTRL_ENA	1	07-F0	c8		
2012/11/06	23:55:22.0	XRT_ARS_DIS_438_OG [0x1b6]	MDP_XRT_AEC_RESET	1	07-F0	d0		
2012/11/06	23:55:24.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_ARS_DIS	1	07-F0	d5		
2012/11/06	23:55:26.0	XRT_QT_PROG_SET_417_OG [0x1a1]	MDP_XRT_FLD_RESET	1	07-F0	da		
2012/11/06	23:55:28.0	XRT_FL_PROG_SET_444_OG [0x1bc]	MDP_XRT_QT_PROG_SET	2	07-F0	c4	05	
2012/11/06	23:55:30.0	XRT_CTRL_AUTO_408_OG [0x198]	MDP_XRT_FL_PROG_SET	2	07-F0	c5	10	
2012/11/07	00:36:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/11/07	00:36:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_MANU	1	07-F0	c1		
2012/11/07	00:36:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_FLD_RESET	1	07-F0	da		
2012/11/07	00:39:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STRT	1	07-F0	e8		
2012/11/07	00:43:00.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_PREFLR_STOP	1	07-F0	e9		
2012/11/07	00:44:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_Custom_434_OG [0x1b2]					
2012/11/07	01:59:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0		
2012/11/07	01:59:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_MANU	1	07-F0	c1		

Nov 06, 12 15:13

## XRT\_OGLIST\_0034.chk

Page 3/6

2012/11/07	01:59:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_FLD_RESET	1	07-F0	da
			MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/07	02:02:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/07	02:19:00.0	XRT_Custom_434_OG [0x1b2]				
2012/11/07	02:20:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/07	03:30:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/07	03:30:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/07	03:30:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/07	03:33:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/07	03:56:00.0	XRT_Custom_434_OG [0x1b2]				
2012/11/07	03:57:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/07	05:06:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/07	05:06:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/07	05:06:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/07	05:09:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/07	05:33:30.0	XRT_Custom_434_OG [0x1b2]				
2012/11/07	05:34:30.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/07	05:59:54.0	XRT_CTRL_MANU_402_OG [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/07	05:59:56.0	XRT_FOCUS_POSITION_403_OG [0x193]	XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00
2012/11/07	06:00:00.0	AOCS_ORe-point_Start_3_OG [0x099]	AOCU_NM	5	02-76	00 00 00 00 00
2012/11/07	06:00:16.0	XRT_FLD_DIS_404_OG [0x194]	MDP_XRT_FLD_DIS	1	07-F0	d9
2012/11/07	06:00:18.0	XRT_FLRCTRL_DIS_405_OG [0x195]	MDP_XRT_FLRCTRL_DIS	1	07-F0	c9
2012/11/07	06:00:20.0	XRT_ARS_DIS_406_OG [0x196]	MDP_XRT_ARS_DIS	1	07-F0	d5
2012/11/07	06:02:58.0	XRT_QT_PROG_SET_419_OG [0x1a3]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 0d
2012/11/07	06:03:00.0	XRT_CTRL_AUTO_408_OG [0x198]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/07	06:09:54.0	XRT_CTRL_MANU_447_OG [0x1bf]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/07	06:10:00.0	AOCS_ORe-point_Start_1_OG [0x097]	AOCU_NM	5	02-76	01 00 00 00 00
2012/11/07	06:12:26.0	XRT_FOCUS_POSITION_420_OG [0x1a4]	XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00
2012/11/07	06:12:46.0	XRT_FLD_ENA_428_OG [0x1ac]	MDP_XRT_FLD_ENA	1	07-F0	d8
2012/11/07	06:12:48.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]	MDP_XRT_FLRCTRL_ENA	1	07-F0	c8
2012/11/07	06:12:50.0	XRT_AEC_RESET_423_OG [0x1a7]	MDP_XRT_AEC_RESET	1	07-F0	d0
2012/11/07	06:12:52.0	XRT_ARS_DIS_438_OG [0x1b6]	MDP_XRT_ARS_DIS	1	07-F0	d5
2012/11/07	06:12:54.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/07	06:12:56.0	XRT_QT_PROG_SET_417_OG [0x1a1]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 05
2012/11/07	06:12:58.0	XRT_FL_PROG_SET_444_OG [0x1bc]	MDP_XRT_FL_PROG_SET	2	07-F0	c5 10
2012/11/07	06:13:00.0	XRT_CTRL_AUTO_408_OG [0x198]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/07	06:46:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/07	06:46:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/07	06:46:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/07	06:49:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/07	07:11:00.0	XRT_Custom_434_OG [0x1b2]				
2012/11/07	07:12:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/07	08:26:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/07	08:26:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/07	08:26:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/07	08:29:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/07	08:47:30.0	XRT_Custom_434_OG [0x1b2]				
2012/11/07	08:48:30.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/07	10:07:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/07	10:07:32.0	XRT_FLD_RESET_424_OG [0x1a8]				



Nov 06, 12 15:13

## XRT\_OGLIST\_0034.chk

Page 4/6

2012/11/07	10:07:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_FLD_RESET	1	07-F0	da				
			MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/11/07	10:10:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/11/07	10:19:00.0	XRT_Custom_434_OG [0x1b2]								
2012/11/07	10:20:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/11/07	14:00:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/11/07	14:00:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da				
2012/11/07	14:00:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/11/07	14:00:30.0	XRT_Custom_434_OG [0x1b2]								
2012/11/07	14:01:30.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/11/07	14:03:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/11/07	14:14:54.0	XRT_CTRL_MANU_447_OG [0x1bf]	MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/11/07	14:15:00.0	AOCS_Or-e-point_Start_2_OG [0x098]	AOCU_NM	5	02-76	03 00 00 00 00				
2012/11/07	14:17:26.0	XRT_FOCUS_POSITION_420_OG [0x1a4]	XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00				
2012/11/07	14:17:46.0	XRT_FLD_ENA_428_OG [0x1ac]	MDP_XRT_FLD_ENA	1	07-F0	d8				
2012/11/07	14:17:48.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]	MDP_XRT_FLRCTRL_ENA	1	07-F0	c8				
2012/11/07	14:17:50.0	XRT_AEC_RESET_423_OG [0x1a7]	MDP_XRT_AEC_RESET	1	07-F0	d0				
2012/11/07	14:17:52.0	XRT_ARS_DIS_438_OG [0x1b6]	MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/11/07	14:17:54.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da				
2012/11/07	14:17:56.0	XRT_QT_PROG_SET_440_OG [0x1b8]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 11				
2012/11/07	14:17:58.0	XRT_FL_PROG_SET_444_OG [0x1bc]	MDP_XRT_FL_PROG_SET	2	07-F0	c5 10				
2012/11/07	14:18:00.0	XRT_CTRL_AUTO_408_OG [0x198]	MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/11/07	15:30:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/11/07	15:30:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da				
2012/11/07	15:30:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/11/07	15:33:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/11/07	15:53:30.0	XRT_Custom_434_OG [0x1b2]								
2012/11/07	15:54:30.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/11/07	17:06:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/11/07	17:06:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da				
2012/11/07	17:06:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8				
2012/11/07	17:09:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9				
2012/11/07	17:30:31.0	XRT_Custom_434_OG [0x1b2]								
2012/11/07	17:31:31.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/11/07	18:01:54.0	XRT_CTRL_MANU_402_OG [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/11/07	18:01:56.0	XRT_FOCUS_POSITION_403_OG [0x193]	XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00				
2012/11/07	18:02:00.0	AOCS_Or-e-point_Start_3_OG [0x099]	AOCU_NM	5	02-76	00 00 00 00 00				
2012/11/07	18:02:16.0	XRT_FLD_DIS_404_OG [0x194]	MDP_XRT_FLD_DIS	1	07-F0	d9				
2012/11/07	18:02:18.0	XRT_FLRCTRL_DIS_405_OG [0x195]	MDP_XRT_FLRCTRL_DIS	1	07-F0	c9				
2012/11/07	18:02:20.0	XRT_ARS_DIS_406_OG [0x196]	MDP_XRT_ARS_DIS	1	07-F0	d5				
2012/11/07	18:04:58.0	XRT_QT_PROG_SET_419_OG [0x1a3]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 0d				
2012/11/07	18:05:00.0	XRT_CTRL_AUTO_408_OG [0x198]	MDP_XRT_CTRL_AUTO	1	07-F0	c0				
2012/11/07	18:11:54.0	XRT_CTRL_MANU_447_OG [0x1bf]	MDP_XRT_CTRL_MANU	1	07-F0	c1				
2012/11/07	18:12:00.0	AOCS_Or-e-point_Start_1_OG [0x097]	AOCU_NM	5	02-76	01 00 00 00 00				
2012/11/07	18:14:26.0	XRT_FOCUS_POSITION_420_OG [0x1a4]	XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00				
2012/11/07	18:14:46.0	XRT_FLD_ENA_428_OG [0x1ac]	MDP_XRT_FLD_ENA	1	07-F0	d8				
2012/11/07	18:14:48.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]	MDP_XRT_FLRCTRL_ENA	1	07-F0	c8				
2012/11/07	18:14:50.0	XRT_AEC_RESET_423_OG [0x1a7]	MDP_XRT_AEC_RESET	1	07-F0	d0				
2012/11/07	18:14:52.0	XRT_ARS_DIS_438_OG [0x1b6]	MDP_XRT_ARS_DIS	1	07-F0	d5				

Nov 06, 12 15:13

## XRT\_OGLIST\_0034.chk

Page 5/6

2012/11/07	18:14:54.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/07	18:14:56.0	XRT_QT_PROG_SET_415_OG [0x19f]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 0e
2012/11/07	18:14:58.0	XRT_FL_PROG_SET_444_OG [0x1bc]	MDP_XRT_FL_PROG_SET	2	07-F0	c5 10
2012/11/07	18:15:00.0	XRT_CTRL_AUTO_408_OG [0x198]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/07	18:43:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/07	18:43:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/07	18:43:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/07	18:46:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/07	19:07:01.0	XRT_Custom_434_OG [0x1b2]				
2012/11/07	19:08:01.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/07	20:21:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/07	20:21:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/07	20:21:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/07	20:24:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/07	20:44:30.0	XRT_Custom_434_OG [0x1b2]				
2012/11/07	20:45:30.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/07	21:58:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/07	21:58:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/07	21:58:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/07	22:01:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/07	22:20:30.0	XRT_Custom_434_OG [0x1b2]				
2012/11/07	22:21:30.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/07	23:36:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/07	23:36:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/07	23:36:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/07	23:39:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/07	23:47:00.0	XRT_Custom_434_OG [0x1b2]				
2012/11/07	23:48:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/08	01:02:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/08	01:02:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/08	01:02:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/08	01:05:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/08	01:19:00.0	XRT_Custom_434_OG [0x1b2]				
2012/11/08	01:20:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/08	02:35:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/08	02:35:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/08	02:35:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/08	02:38:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/08	02:55:30.0	XRT_Custom_434_OG [0x1b2]				
2012/11/08	02:56:30.5	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/08	04:04:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/08	04:04:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/08	04:04:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/08	04:07:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/08	04:33:00.5	XRT_Custom_434_OG [0x1b2]				
2012/11/08	04:34:00.5	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/08	05:44:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/08	05:44:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/08	05:44:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/08	05:47:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9

Nov 06, 12 15:13

## XRT\_OGLIST\_0034.chk

Page 6/6

2012/11/08	06:10:30.5	XRT_Custom_434_OG [0x1b2]			
2012/11/08	06:11:30.5	XRT_CTRL_AUTO_413_OG [0x19d]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/08	06:20:24.0	XRT_CTRL_MANU_402_OG [0x192]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/08	06:20:26.0	XRT_FOCUS_POSITION_403_OG [0x193]			
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00
2012/11/08	06:20:30.0	AOCS_ORe-point_Start_3_OG [0x099]			
		AOCU_NM	5	02-76	00 00 00 00 00
2012/11/08	06:20:46.0	XRT_FLD_DIS_404_OG [0x194]			
		MDP_XRT_FLD_DIS	1	07-F0	d9
2012/11/08	06:20:48.0	XRT_FLRCTRL_DIS_405_OG [0x195]			
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9
2012/11/08	06:20:50.0	XRT_ARS_DIS_406_OG [0x196]			
		MDP_XRT_ARS_DIS	1	07-F0	d5
2012/11/08	06:23:28.0	XRT_QT_PROG_SET_419_OG [0x1a3]			
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 0d
2012/11/08	06:23:30.0	XRT_CTRL_AUTO_408_OG [0x198]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/08	06:30:24.0	XRT_CTRL_MANU_447_OG [0x1bf]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/08	06:30:30.0	AOCS_ORe-point_Start_4_OG [0x09a]			
		AOCU_NM	5	02-76	02 00 00 00 00
2012/11/08	06:32:56.0	XRT_FOCUS_POSITION_420_OG [0x1a4]			
		XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00
2012/11/08	06:33:16.0	XRT_FLD_ENA_428_OG [0x1ac]			
		MDP_XRT_FLD_ENA	1	07-F0	d8
2012/11/08	06:33:18.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]			
		MDP_XRT_FLRCTRL_ENA	1	07-F0	c8
2012/11/08	06:33:20.0	XRT_AEC_RESET_423_OG [0x1a7]			
		MDP_XRT_AEC_RESET	1	07-F0	d0
2012/11/08	06:33:22.0	XRT_ARS_DIS_438_OG [0x1b6]			
		MDP_XRT_ARS_DIS	1	07-F0	d5
2012/11/08	06:33:24.0	XRT_FLD_RESET_424_OG [0x1a8]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/08	06:33:26.0	XRT_QT_PROG_SET_417_OG [0x1a1]			
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 05
2012/11/08	06:33:28.0	XRT_FL_PROG_SET_444_OG [0x1bc]			
		MDP_XRT_FL_PROG_SET	2	07-F0	c5 10
2012/11/08	06:33:30.0	XRT_CTRL_AUTO_408_OG [0x198]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/08	07:24:30.0	XRT_CTRL_MANU_400_OG [0x190]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/08	07:24:32.0	XRT_FLD_RESET_424_OG [0x1a8]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/08	07:24:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/08	07:27:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/08	07:47:30.0	XRT_Custom_434_OG [0x1b2]			
2012/11/08	07:48:30.0	XRT_CTRL_AUTO_413_OG [0x19d]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/08	09:04:30.0	XRT_CTRL_MANU_400_OG [0x190]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/08	09:04:32.0	XRT_FLD_RESET_424_OG [0x1a8]			
		MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/08	09:04:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]			
		MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/08	09:07:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]			
		MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/08	09:39:54.0	XRT_CTRL_MANU_402_OG [0x192]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/08	09:40:00.0	AOCS_ORe-point_Start_3_OG [0x099]			
		AOCU_NM	5	02-76	00 00 00 00 00