

Period: 2012/11/22 09:59:00 - 2012/11/27 09:49:00

Normal mode

XOB #1951: CCD Monitor During Bakeout - G-Band 45ms - 1kx1k - Q90 - 4th Quadrant - All/mesh, Ti/Poly-short-w leak image														
Term			Pointing (x, y)				Comment							
11/22 17:17:00 - 11/22 17:19:54			Fixed (-528.0, 528.0)				4/4							
PROG= 17 1-time(s) 12.0sec														
Subr= 1 1-time(s) 12.0sec														
Seqn= 4 1-time(s) 12.0sec														
Open/G-band Open/G-band open Safe Norm 44ms Obs 1x1 1024x1024 (1536, 512) Q=90 0 0 2.0sec														
Open/G-band Open/G-band open Safe Norm 44ms Obs 1x1 1024x1024 (1536, 512) Q=90 0 0 2.0sec														

Term	Pointing (x, y)	Comment
11/23 18:20:00 - 11/24 09:10:00	Track (368.7, - 84.4) @ 11/23 18:17:00	cont.
PROG= 03 Inf.-time(s) Subr= 1 1-time(s) 2.0sec Seqn= 18 1-time(s) 2.0sec Open/Ti-poly Open/thick-Al close Safe Dark 16.0s Obs 1x1 384x384 (1064, 1048) Q=98 0 0 2.0sec Open/G-band Open/G-band open Safe Norm 44ms Obs 1x1 384x384 (1064, 1048) Q=98 0 0 2.0sec Seqn= 19 1-time(s) 2.0sec		

	Open/G-band	Open/G-band	close	Safe	Norm	63ms	Obs	1x1	384x384 (1064, 1048)	DPCM	0	0	2.0sec
Seqn= 65	4-time(s)	2.0sec											
	Open/Ti-poly	Open/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
	Open/thick-Al	Open/thick-Al	close	Safe	Norm	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
	Al-poly/Open	Al-poly/thick-Be	close	Safe	Norm	250ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
	C-poly/Open	C-poly/thick-Al	close	Safe	Norm	250ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
	thin-Be/Open	med-Be/Open	close	Safe	Norm	1.00s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
	med-Be/Open	med-Be/Open	close	Safe	Norm	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
	med-Al/Open	med-Al/thick-Al	close	Safe	Norm	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec
Subr= 2	1-time(s)	2.0sec											
Seqn= 73	70-time(s)	120.0sec											
	thin-Be/Open	med-Be/Open	close	Safe	Norm	1.41s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	12.5sec
	thin-Be/Open	med-Be/Open	close	Safe	Norm	1.41s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	1	12.5sec
	thin-Be/Open	med-Be/Open	close	Safe	Norm	1.41s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	2	12.5sec
	thin-Be/Open	med-Be/Open	close	Safe	Norm	1.41s	Obs	1x1	384x384 (1064, 1048)	Q=95	3	3	12.5sec
	Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	

* * * * *

Flare mode

* * * * *

XOB #1920: Flare obs. dynamics - thin-Be high cadence + context (med-Al,thick-Be -384x384 + Al-poly 512x512 2x2)-Gband (45ms)-15 loops

Term	Pointing (x, y)		Comment										
11/22 17:33:00 - 11/23 18:06:54	Track (145.1,	80.4) @ 11/22 17:30:00	# AR11618 obs MMFW										
11/23 18:20:00 - 11/24 09:10:00	Track (368.7,	84.4) @ 11/23 18:17:00	cont.										
PROG= 16	15-time(s)												
Subr= 1	45-time(s)	10.0sec											
Seqn= 35	1-time(s)	2.0sec											
	thin-Be/Open	med-Be/Open	close	Safe	Norm	250ms	Obs	1x1	384x384 (1024, 1024)	Q=95	3	0	2.0sec
Subr= 2	1-time(s)	10.0sec											
Seqn= 36	1-time(s)	2.0sec											
	med-Al/Open	med-Al/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1024, 1024)	Q=95	3	0	2.0sec
	Open/thick-Be	Open/thick-Be	close	Safe	Norm	2.00s	Obs	1x1	384x384 (1024, 1024)	Q=95	3	0	2.0sec
Seqn= 37	1-time(s)	2.0sec											
	Al-poly/Open	Al-poly/thick-Al	close	Safe	Norm	125ms	Obs	2x2	512x512 (1024, 1024)	Q=95	2	0	2.0sec
Seqn= 38	1-time(s)	2.0sec											
	Open/G-band	Open/G-band	open	Safe	Norm	44ms	Obs	1x1	384x384 (1024, 1024)	Q=98	0	0	2.0sec
	Open/thick-Al	Open/thick-Al	close	Safe	Dark	1.00s	Obs	1x1	384x384 (1024, 1024)	Q=98	0	0	2.0sec
	Open/thick-Al	Open/thick-Al	close	Safe	Dark	1.00s	Obs	2x2	512x512 (1024, 1024)	Q=98	0	0	2.0sec
	Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	

* * * * *

Active Region Search

* * * * *

NOT USED


* * * * *

Flare Detection


* * * * *

FLD Patrol													
Term	Pointing (x, y)		Comment										
11/22 17:32:46 - 11/23 18:07:16	Track (145.1,	80.4) @ 11/22 17:30:00	# AR11618 obs MMFW										
11/23 18:19:46 - 11/27 09:49:00	Track (368.7,	84.4) @ 11/23 18:17:00	cont.										
	Open/Ti-poly	Open/thick-Al	close	Safe	Norm	8ms	Obs	8x8		Q=50		30sec	
	Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	


CMDI #0071 2012/11/22




CMDI #0071 2012/11/22




CMDI #0071 2012/11/23




CMDI #0071 2012/11/23




CMDI #0071 2012/11/24




CMDI #0071 2012/11/24




CMDI #0071 2012/11/25




CMDI #0071 2012/11/25




CMDI #0071 2012/11/26




CMDI #0071 2012/11/26



CMDI #0071 2012/11/27



CMDI #0071 2012/11/27



```
main-285 2012-11-22 12:29:02 289 33 SOLAR-B MAIN //
0001 C.
0002 C. ***** AOS *****
0003 C.
0004 C. ;ãAOS¥Á¥$¥Ã¥¬¼Ä»Ü;ä
0005 C.
0006 C. ¥Ä¥ß;¼¥³¥Ð¥Ó¥ÉÄ÷¿®
0007 + DC 00-00 NULL_DUMMY_CMD
0008 C.
0009 C. ***** AOCS : Reload orbital element (send every contact) *****
0010 C. Äí;Ë¿À«•µ°Æ»Î×ÁÇ¿Í¥¢¥Ä¥×¥¹;¼¥Ê;ËËè½µ•îË;ËÈ¼°ÇÒ«•¿¿ì¹Ç¿İ;ÇÄ®, ù«¹«ë««ÇÄ÷¿®«•«Ë««³«Ë;£
0011 + DC 02-8E AOCU_ORB_UPD
0012 C.
0013 C.
0014 C. *****
0015 C. XÄ÷¿®µ;ON
0016 C. *****
0017 C. ¢¨ °ÆÄ, İ×ËÝ«àLOS««Ç¿İ»Þ´Ö«ò¹İİ, «•;ÇÉÖİ×«EXÄÓON«İ¹Ö«Ëı«Ë««³«Ë;£
0018 C.
0019 + DC 03-B4 TCIA_XPA_ON/HI
0020 M. WAIT_SEC 1
0021 + DC 03-84 TCIA_XMOD_ON
0022 M. WAIT_SEC 1
0023 + DC 03-95 TCIA_XMOD_QPSK
0024 C. ÇÇ[HK1_XPA_ON/OFF] EQ ON
0025 C. ÇÇ[HK1_XPA_PWR_HI/LO] EQ HI
0026 C. ÇÇ[HK1_XMOD_ON/OFF] EQ ON
0027 C. ÇÇ[HK1_XMOD_QPSK/PM] EQ QPSK
0028 C.
0029 C. X¥Ð¥Ó¥É¥İ¥Ã¥¬¼ÖÄÖ«¬°ÄÄê«•«¿«ë;Ç°Ë²¼«İ°ÆÄ, ¼ê½Ç«ò¼Ä¹Ö«¹«ë;£
0030 C.
0031 C. *****
0032 C. DR PT1 Äİ¾İ°ÆÄ
0033 C. *****
0034 C. ¢¨ RESTART;ËPT1;Ë«•«¿««ì¹Ç¿İ;Ç°Ë²¼«İ¼Ä¹Ö«»«°;ÇDCBC-150«Ø¿Ë«à;£
0035 C.
0036 C. ;ãPT1°ÆÄ, ³«»İ;ä
0037 + DC 01-29 DHU_S/X_VC4_OFF
0038 + DC 06-C8 DR_PT1_REP_SEL
0039 BC (01 00)
0040 + DC 06-B3 DR_REP_START
0041 + DC 01-32 DHU_X_VC4_ON
0042 C. ÇÇ[HK1_REP_PT_1/2] EQ PT1 (¼Ä¹Ö, ¼Ú)
0043 C. ÇÇ[HK1_REP_STA/STP] EQ START (¼Ä¹Ö, ¼Ú)
0044 C. ÇÇ[HK1_X_VC4_ON/OFF] EQ ON (¼Ä¹Ö, ¼Ú)
0045 C.
0046 C. ;ã¥¢¥ó¥Æ¥ÉÄÜÄØ;ËÄ•Äº²óËö;Ë, ä«İ°ÆÄ, °Æ³«;ä
0047 + DC 06-B3 DR_REP_START
0048 + DC 01-32 DHU_X_VC4_ON
0049 C. ÇÇ[HK1_REP_PT_1/2] EQ PT1 (¼Ä¹Ö, ¼Ú)
0050 C. ÇÇ[HK1_REP_STA/STP] EQ START (¼Ä¹Ö, ¼Ú)
0051 C. ÇÇ[HK1_X_VC4_ON/OFF] EQ ON (¼Ä¹Ö, ¼Ú)
0052 C.
0053 C.
0054 C. PT1°ÆÄ, «¬¼«Æ°Ää»ß«•«¿, ä;Ç°Ë²¼«ò¼Ä¹Ö«¹«ë;£
0055 C. ¥¢¥ó¥Æ¥ÉÄÜÄØ«äÄ•Äº²óËö«¬¼á««ì¹Ç¿İ°İ»«¹«ë««ÇÄÖ«à;£
0056 C.
0057 C. *****
0058 C. DR PT2 Äİ¾İ°ÆÄ
0059 C. *****
0060 C. ¢¨ RESTART;ËPT2;Ë«•«¿««ì¹Ç¿İ;Ç°Ë²¼«İ¼Ä¹Ö«»«°;ÇDCBC-151«Ø¿Ë«à;£
0061 C.
0062 C. ;ãPT2°ÆÄ, ³«»İ;ä
0063 + DC 01-29 DHU_S/X_VC4_OFF
0064 + DC 06-C8 DR_PT2_REP_SEL
0065 BC (02 00)
0066 + DC 06-B3 DR_REP_START
0067 + DC 01-32 DHU_X_VC4_ON
0068 C. ÇÇ[HK1_REP_PT_1/2] EQ PT2 (¼Ä¹Ö, ¼Ú)
0069 C. ÇÇ[HK1_REP_STA/STP] EQ START (¼Ä¹Ö, ¼Ú)
0070 C. ÇÇ[HK1_X_VC4_ON/OFF] EQ ON (¼Ä¹Ö, ¼Ú)
0071 C.
0072 C. ;ã¥¢¥ó¥Æ¥ÉÄÜÄØ;ËÄ•Äº²óËö;Ë, ä«İ°ÆÄ, °Æ³«;ä
0073 + DC 06-B3 DR_REP_START
0074 + DC 01-32 DHU_X_VC4_ON
0075 C. ÇÇ[HK1_REP_PT_1/2] EQ PT2 (¼Ä¹Ö, ¼Ú)
0076 C. ÇÇ[HK1_REP_STA/STP] EQ START (¼Ä¹Ö, ¼Ú)
0077 C. ÇÇ[HK1_X_VC4_ON/OFF] EQ ON (¼Ä¹Ö, ¼Ú)
0078 C.
0079 C. *****
0080 C. DR°ÆÄ, Ää»ß;ÇXÄ÷¿®µ;OFF
0081 C. *****
0082 C.
0083 C. ;ãDR°ÆÄ, Ää»ß;ä
0084 + DC 06-B4 DR_REP_STOP
0085 + DC 01-29 DHU_S/X_VC4_OFF
0086 C. ÇÇ[HK1_REP_STA/STP] EQ STOP
0087 C. ÇÇ[HK1_S_VC4_ON/OFF] EQ OFF
0088 C. ÇÇ[HK1_X_VC4_ON/OFF] EQ OFF
0089 C.
0090 C. ;ãXÄ÷¿®µ;OFF;ä
0091 + DC 03-85 TCIA_XMOD_OFF
0092 M. WAIT_SEC 1
0093 + DC 03-B5 TCIA_XPA_OFF
0094 C. ÇÇ[HK1_XMOD_ON/OFF] EQ OFF
0095 C. ÇÇ[HK1_XPA_ON/OFF] EQ OFF
```

0096	C.			
0097	C.			
0098	. C.	*****		
0099	C.	OP/OG¥1j¼¥Éj ¥À¥ó××		
0100	C.	*****		
0101	C.			
0102	. C.	jãOP/OG¥1j¼¥Éjä		
0103	. S.	OP op-285:OP		
0104	()			
0105	. S.	OG og-285:OG		
0106	()			
0107	C.			
0108	. C.	jãnMOG&OPÎî°è¥À¥ó××jä		
0109	C.	NMOG(0x200000-0x207FFF;S 32 kbyte)		
0110	+ . DC	01-23 DHU_DMA_DMP_PRM_SET		
0111	BC	(20 00 7f 01 02)		
0112	C.	¢¢[HK1_DMP_TOP_ADRS_1]	EQ	40
0113	C.	¢¢[HK1_DMP_TOP_ADRS_0]	EQ	0
0114	C.	¢¢[HK1_DMP_BLOCK_NUM]	EQ	127
0115	C.	¢¢[HK1_DMP_REPEAT_NUM]	EQ	0
0116	C.	¢¢[HK1_DMA_DMP_PIM]	EQ	DHU
0117	+ . DC	01-22 DHU_MODE_CHNG		
0118	BC	(07 0b f8)		
0119	C.	¢¢[HK1_PKT_FORM_NO]	EQ	7
0120	C.	¢¢[HK1_PKT_GEN_TIME]	EQ	0.25 s
0121	C.	¢¢[HK1_S_TLM_BIT_RATE]	EQ	32k
0122	C.	¢¢[HK1_X_TLM_BIT_RATE]	EQ	4M
0123	C.	¢¢[HK1_DMP_CHK_FLG]	EQ	EXEC
0124	. C.	¥À¥ó¥×½ªİ»ð³İÇŞ		
0125	C.	¢¢[HK1_DMP_CHK_FLG]	EQ	NON
0126	. C.	RAM ID=NMOG¤İ¾¹Ç•ë²İOK¤ð³İÇŞ		
0127	C.			
0128	C.	NMOG(0x208000-0x20FFFF;S 32 kbyte)		
0129	+ . DC	01-23 DHU_DMA_DMP_PRM_SET		
0130	BC	(20 80 7f 01 02)		
0131	C.	¢¢[HK1_DMP_TOP_ADRS_1]	EQ	41
0132	C.	¢¢[HK1_DMP_TOP_ADRS_0]	EQ	0
0133	C.	¢¢[HK1_DMP_BLOCK_NUM]	EQ	127
0134	C.	¢¢[HK1_DMP_REPEAT_NUM]	EQ	0
0135	C.	¢¢[HK1_DMA_DMP_PIM]	EQ	DHU
0136	+ . DC	01-22 DHU_MODE_CHNG		
0137	BC	(07 0b f8)		
0138	C.	¢¢[HK1_PKT_FORM_NO]	EQ	7
0139	C.	¢¢[HK1_PKT_GEN_TIME]	EQ	0.25 s
0140	C.	¢¢[HK1_S_TLM_BIT_RATE]	EQ	32k
0141	C.	¢¢[HK1_X_TLM_BIT_RATE]	EQ	4M
0142	C.	¢¢[HK1_DMP_CHK_FLG]	EQ	EXEC
0143	. C.	¥À¥ó¥×½ªİ»ð³İÇŞ		
0144	C.	¢¢[HK1_DMP_CHK_FLG]	EQ	NON
0145	. C.	RAM ID=NMOG¤İ¾¹Ç•ë²İOK¤ð³İÇŞ		
0146	C.			
0147	C.	NMOG(0x210000-0x2100FF;S 256byte)+OP(0x210100-0x2141FF: 16.25kbyte)		
0148	+ . DC	01-23 DHU_DMA_DMP_PRM_SET		
0149	BC	(21 00 41 01 02)		
0150	C.	¢¢[HK1_DMP_TOP_ADRS_1]	EQ	42
0151	C.	¢¢[HK1_DMP_TOP_ADRS_0]	EQ	0
0152	C.	¢¢[HK1_DMP_BLOCK_NUM]	EQ	65
0153	C.	¢¢[HK1_DMP_REPEAT_NUM]	EQ	0
0154	C.	¢¢[HK1_DMA_DMP_PIM]	EQ	DHU
0155	+ . DC	01-22 DHU_MODE_CHNG		
0156	BC	(07 0b f8)		
0157	C.	¢¢[HK1_PKT_FORM_NO]	EQ	7
0158	C.	¢¢[HK1_PKT_GEN_TIME]	EQ	0.25 s
0159	C.	¢¢[HK1_S_TLM_BIT_RATE]	EQ	32k
0160	C.	¢¢[HK1_X_TLM_BIT_RATE]	EQ	4M
0161	C.	¢¢[HK1_DMP_CHK_FLG]	EQ	EXEC
0162	. C.	¥À¥ó¥×½ªİ»ð³İÇŞ		
0163	C.	¢¢[HK1_DMP_CHK_FLG]	EQ	NON
0164	. C.	RAM ID=NMOG,RAM ID=OP¤İ¾¹Ç•ë²İOK¤ð³İÇŞ		
0165	C.			
0166	. C.	***** ºÊ²¼¤İ¾¹Á´¶İÁº¤ËÈ-¤ºÁ÷¿® (%âµ-¥À¥ó¥×½ê½Ç¤ðÄÖÃæ¤Ç½¤¤¨¤ë%ı¹Ç¤Ç¤â) *****		
0167	C.	DHU¥âj¼¥ÉjÊ¼Y½, ¥ıj¼¥ÉjÊ¤ðİä¤¹		
0168	+ . DC	01-22 DHU_MODE_CHNG		
0169	BC	(02 0a f8)		
0170	C.	¢¢[HK1_PKT_FORM_NO]	EQ	2
0171	C.	¢¢[HK1_PKT_GEN_TIME]	EQ	0.5S
0172	C.	¢¢[HK1_S_TLM_BIT_RATE]	EQ	32K
0173	C.	¢¢[HK1_X_TLM_BIT_RATE]	EQ	4M
0174	C.			
0175	. C.	*****		
0176	C.	TI-CMD SET (OPOG STOP/COPY/START)		
0177	C.	*****		
0178	C.			
0179	. C.	NOTICE jŞ OPOG UPLOAD¤-Á÷¿®NG¤İ¾¹Çj¢•Ê²¼¤İŦI-CMDÁ÷¿®İ¼Â¹Ô¤¤•¤Ê¤¤³¤Ëj£		
0180	C.	¤¤¤¿j¢SET¤EDUMP¤İÆ±ºıİN¥¹Çç¹Ô¤ı¹¤¤Ëj£		
0181	C.			
0182	. C.	Tİ¥³¥¤¥ó¥É¤ðÄßİ¿(UT)		
0183	+ . TI	2012-11-22 09:54:00.0		
0184	DC	01-B3 DHU_OP_STOP		
0185	C.	¢¢[HK1_TI_CMD_NUM]	EQ	1COUNTUP
0186	C.			
0187	+			

Line	Command	Address	Value	Unit	Count
0194	C.				
0195	+. TI	2012-11-22 09:58:59.5			
0196	DC	01-B2 DHU_OP_START			
0197	C.		0x00000000	EQ	1COUNTUP
0198	C.				
0199	C.				
0200	C.				
0201	C.			EQ	ENA
0202	C.			EQ	4
0203	C.			EQ	DHU
0204	C.			EQ	0xB3
0205	C.				
0206	C.				
0207	C.				
0208	C.				
0209	C.	TI_TBL(0x03AB00-0x03AEFF;S 1024byte)			
0210	+. DC	01-23 DHU_DMA_DMP_PRM_SET			
0211	BC	(03 ab 03 01 02)			
0212	C.			EQ	07
0213	C.			EQ	2B
0214	C.			EQ	3
0215	C.			EQ	0
0216	C.			EQ	DHU
0217	+. DC	01-22 DHU_MODE_CHNG			
0218	BC	(07 0b f8)			
0219	C.			EQ	7
0220	C.			EQ	0.25 s
0221	C.			EQ	32k
0222	C.			EQ	4M
0223	C.			EQ	EXEC
0224	C.				
0225	C.				
0226	C.			EQ	NON
0227	C.				
0228	C.	RAM ID=TI_TBL			
0229	C.				
0230	C.	DHU			
0231	+. DC	01-22 DHU_MODE_CHNG			
0232	BC	(02 0a f8)			
0233	C.			EQ	2
0234	C.			EQ	0.5S
0235	C.			EQ	32K
0236	C.			EQ	4M
0237	C.				
0238	C.				
0239	C.	SOT TI command set			
0240	C.				
0241	C.	Execute, after the success of OP upload.			
0242	+. TI	2012-11-22 09:58:16.0			
0243	DC	07-F0 MDP_SOT_MODE_STBY			
0244	BC	(41)			
0245	C.				
0246	C.	HK1_TI_CMD_NUM = 1 CNTUP []			
0247	C.				
0248	C.	SOT END			
0249	C.	Stop EIS observation and temporarily disable EIS mode changes			
0250	C.				
0251	C.				
0252	C.	***** Start EIS operation (TI set) *****			
0253	C.	Execute, after the success of OP upload.			
0254	C.	Set EIS TI-commands			
0255	+. TI	2012-11-22 09:58:30.0			
0256	DC	07-FC EIS_MODE_MANU			
0257	BC	(21 02)			
0258	+. TI	2012-11-22 09:58:40.0			
0259	DC	07-FC EIS_MODE_CHG_DIS			
0260	BC	(22)			
0261	C.			EQ	2 COUNTUP
0262	C.	***** End EIS operation (TI set) *****			
0263	C.				
0264	C.				
0265	C.				
0266	C.	***** XRT START *****			
0267	C.	Execute, after the success of OP upload.			
0268	+. TI	2012-11-22 09:58:00.0			
0269	DC	07-F0 MDP_XRT_MODE_STBY			
0270	BC	(c3)			
0271	C.			EQ	1COUNTUP
0272	C.				
0273	C.	***** XRT END *****			
0274	C.				
0275	C.	***** MDP *****			
0276	C.				
0277	S.	DC-BC dcbc-402:DCBC			
0278		(MDP_known_event)			
0279	C.				
0280	C.				
0281	C.	***** Daily *****			
0282	S.	DC-BC dcbc-153:DCBC			
0283		(SPECIAL-CMD_DAILY_OPERATIN_DCB)			
0284	C.				
0285	C.				
0286	C.				
0287	C.				
0288	C.	***** LOS *****			
0289	C.				


```

0096 C.
0097 C.
0098 . C. ***** AOCS Commands (Tracking Curve Upload) *****
0099 C. Upload the Orbit Element and the Target Attitude
0100 C. RAM-ID:TARGET_ATT
0101 . S. RAM ram-150:TARGET_ATT
0102 ( )
0103 C.
0104 C.
0105 C. Set the dump memory area of TARGET_ATT
0106 +. DC 02-48 AOCU_DUMP_SET
0107 BC (07 00 00 00 18 00)
0108 C.
0109 C. <A_STS1>[MEMORY OPERATE SATUS] ADRS = 070000 [ ]
0110 C.
0111 C.
0112 C. Change the TLMFormatNo for the AOCS Dump Format
0113 +. DC 01-22 DHU_MODE_CHNG
0114 BC (04 0b f8)
0115 C.
0116 C. Wait for AOCS DUMP to end
0117 C.
0118 . C. Check the dump memory
0119 C.
0120 C. Result = OK [ ]
0121 C.
0122 +. DC 01-22 DHU_MODE_CHNG
0123 BC (02 0a f8)
0124 C.
0125 C. <A_***>[TLM STS] FMT = 2 [ ]
0126 C.
0127 +. DC 02-8E AOCU_ORB_UPD
0128 C.
0129 . C. Load OBSTBL, dump OBSTBL, enable EIS mode changes
0130 +. DC 07-FC EIS_MODE_MANU
0131 BC (21 02)
0132 . C. Verify EIS in MANUAL mode
0133 . C. Estimated OBSTBL upload time is 10s
0134 C. *****
0135 C. EIS START OBSTBL LOAD
0136 C. *****
0137 . S. RAM ram-820:EIS_OBSTBL
0138 ( )
0139 +. DC 07-FC EIS_DUMP_OBSTBL
0140 BC (07 07 07 00 00 70 00)
0141 C.
0142 C. Execute, after the success of OBSTBL upload.
0143 C. Set EIS TI-commands
0144 +. TI 2012-11-22 09:58:50.0
0145 DC 07-FC EIS_MODE_CHG_ENA
0146 BC (20)
0147 . C. [ ] [HK1_TI_CMD_NUM] EQ 1 COUNTUP
0148 C. *****
0149 C. EIS END OBSTBL LOAD
0150 C. *****
0151 C.
0152 . C. ***** MDP 'ûÃÎ»ô%ÝðÊÄð¹ðÐCBC•x²è *****
0153 C. (%ã°Î¥Ô¥Ã¥Ê¥Ð¥Ê¥Ä¥Ç¥ÊðÊ½¼¼¼Ã»Û¹ðé)
0154 . S. DC-BC dcbc-402:DCBC
0155 (MDP_known_event)
0156 C.
0157 C.
0158 . C. ***** ¥Ð¥¹•Î Daily±¿ÎÑðÊ´ð¹ðÐCBC•x²è *****
0159 . S. DC-BC dcbc-153:DCBC
0160 (SPECIAL-CMD_DAILY_OPERATIN_DCB)
0161 C.
0162 C.
0163 . C. ¡ãLOS¥Á¥$¥Ã¥¬¼Ã»Û¡ä
0164 C.
0165 . C. ***** LOS *****
0166 C.

```

(a) Spacecraft Operation Procedure (real-commands)

```
main-287 2012-11-22 12:29:02 151 33 SOLAR-B MAIN //
0001 C.
0002 . C. ***** AOS *****
0003 C.
0004 . C. iãAOS¥Á¥S¥Ã¥¼Á»Üjã
0005 C.
0006 C. ¥À¥Bj¼¥³¥D¥Ó¥ÉÁ÷¿®
0007 +. DC 00-00 NULL_DUMMY_CMD
0008 C.
0009 . C. ***** AOCS : Reload orbital element (send every contact) *****
0010 C. Āi;Ē□¿□A□•μ°£»İ×AÇ□İ¥C¥A¥×¥İj¼¥ÉjĒĒ%μ•īĒjĒĒ%°Ç□□•□¿¼¹Ç□İjÇÀ®, ū□¹□Ē□□□ÇÁ÷¿®□•□Ē□□□³□Ēj£
0011 +. DC 02-8E AOCU_ORB_UPD
0012 C.
0013 C.
0014 . C. *****
0015 C. SOT table upload
0016 C. *****
0017 . C. < Stop FG table >
0018 +. DC 07-F0 MDP_FG_CTRL_MANU
0019 BC (51)
0020 . C. -----
0021 C. MDP_FG_CTRL_MODE = MANU [ ]
0022 C. -----
0023 C.
0024 . C. <Upload FG Observation Table>
0025 . S. RAM ram-267:MDP_OBS_F
0026 ( )
0027 C.
0028 . C. < Dump RAMID=MDP_OBS_F >
0029 +. DC 07-F0 MDP_DUMP_FGTBL
0030 BC (82 07 00 00 00 38 b8)
0031 C. -----
0032 C. MDP_OBS_F verify = OK/NG [ ]
0033 C. -----
0034 C.
0035 . C. < Resume FG table (auto mode) >
0036 +. DC 07-F0 MDP_FG_CTRL_AUTO
0037 BC (50)
0038 . C. -----
0039 C. MDP_FG_CTRL_MODE = AUTO [ ]
0040 C. -----
0041 C.
0042 C. *****
0043 C. SOT TI command set
0044 C. *****
0045 C. Execute, after the success of TBL upload.
0046 +. TI 2012-11-22 09:58:18.0
0047 DC 07-F0 MDP_SOT_MODE_OBSV
0048 BC (40)
0049 . C. -----
0050 C. HK1_TI_CMD_NUM = 1 CNTUP [ ]
0051 C. -----
0052 C.
0053 C. Only when FG_CTRL_AUTO is used in RT.
0054 +. TI 2012-11-22 09:58:20.0
0055 DC 07-F0 MDP_FG_CTRL_AUTO
0056 BC (50)
0057 . C. -----
0058 C. HK1_TI_CMD_NUM = 1 CNTUP [ ]
0059 C. -----
0060 C. ***** SOT END *****
0061 C.
0062 C. ***** XRT START *****
0063 C.
0064 +. DC 07-F0 MDP_XRT_CTRL_MANU
0065 BC (c1)
0066 +. DC 07-F0 MDP_XRT_MODE_STBY
0067 BC (c3)
0068 . C. ----- Success Verify ? OK / NG____
0069 C.
0070 C. XRT Obs. Table Upload
0071 . S. RAM ram-291:MDP_OBS_X
0072 ( )
0073 C.
0074 +. DC 07-F0 MDP_DUMP_XRTTBL
0075 BC (84 07 00 00 00 3a d4)
0076 . C. ----- Comparison Check ? OK / ERR ____
0077 C.
0078 C.
0079 +. DC 07-F0 MDP_XRT_ROI_SET
0080 BC (cd 01 b1 b1 04 04)
0081 +. DC 07-F0 MDP_XRT_ROI_SET
0082 BC (cd 02 b1 b1 08 08)
0083 +. DC 07-F0 MDP_XRT_ROI_SET
0084 BC (cd 03 b1 b1 08 08)
0085 +. DC 07-F0 MDP_XRT_ROI_SET
0086 BC (cd 04 b1 b1 06 06)
0087 +. DC 07-F0 MDP_XRT_ROI_SET
0088 BC (cd 05 85 83 06 06)
0089 +. DC 07-F0 MDP_XRT_ROI_SET
0090 BC (cd 06 85 83 06 06)
0091 +. DC 07-F0 MDP_XRT_ROI_SET
0092 BC (cd 07 c0 c0 10 10)
0093 +. DC 07-F0 MDP_XRT_ROI_SET
0094 BC (cd 08 80 80 20 20)
0095 +. DC 07-F0 MDP_XRT_ROI_SET
```

```
0096 BC (cd 09 40 c0 10 10)
0097 + DC 07-F0 MDP_XRT_ROI_SET
0098 BC (cd 0a 40 40 10 10)
0099 + DC 07-F0 MDP_XRT_ROI_SET
0100 BC (cd 0b c0 40 10 10)
0101 + DC 07-F0 MDP_XRT_ROI_SET
0102 BC (cd 0c 80 80 20 08)
0103 + DC 07-F0 MDP_XRT_ROI_SET
0104 BC (cd 0d 80 80 08 20)
0105 + DC 07-F0 MDP_XRT_ROI_SET
0106 BC (cd 0e 85 83 08 08)
0107 + DC 07-F0 MDP_XRT_ROI_SET
0108 BC (cd 0f 80 80 06 06)
0109 + DC 07-F0 MDP_XRT_ROI_SET
0110 BC (cd 10 80 80 08 08)
0111 + DC 07-F0 MDP_XRT_FLD_DIS
0112 BC (d9)
0113 + DC 07-F0 MDP_XRT_FLRCTRL_DIS
0114 BC (c9)
0115 + DC 07-F0 MDP_XRT_AEC_RESET
0116 BC (d0)
0117 + DC 07-F0 MDP_XRT_ARS_DIS
0118 BC (d5)
0119 + DC 07-F0 MDP_XRT_FLD_RESET
0120 BC (da)
0121 + DC 07-F0 MDP_XRT_QT_PROG_SET
0122 BC (c4 03)
0123 . C. ----- Success Verify ? OK / NG ____
0124 C.
0125 C.
0126 . C. All OK? Yes--> Please Proceed. / No --> Stop here.
0127 C.
0128 +. DC 07-F0 MDP_XRT_MODE_OBSV
0129 BC (c2)
0130 +. TI 2012-11-22 09:58:02.0
0131 DC 07-F0 MDP_XRT_MODE_OBSV
0132 BC (c2)
0133 . C. ----- Success Verify ? OK / NG ____
0134 C.
0135 C. ***** XRT END *****
0136 C.
0137 . C. ***** MDP `ûÃÎ±Î»ö¼Ý±ÊÃÐ±¹±èDCBC•x²è *****
0138 C. (%ã°Î¥Ö¥Ã¥Ê¥Ð¥Ê¥ã¥Ç¥ê±Ê¼±±¼Ã»Û±¹±è)
0139 . S. DC-BC dcbc-402:DCBC
0140 (MDP_known_event)
0141 C.
0142 C.
0143 . C. ***** ¥Ð¥¹•Î Daily±¿ÎÑ±Ê´Ø±¹±èDCBC•x²è *****
0144 . S. DC-BC dcbc-153:DCBC
0145 (SPECIAL-CMD_DAILY_OPERATIN_DCB)
0146 C.
0147 C.
0148 . C. ¡ãLOS¥Á¥$¥Ã¥¬¼Ã»Û¡ã
0149 C.
0150 . C. ***** LOS *****
0151 C.
```

Nov 22, 12 12:29

XRT_OGLIST_0071.chk

Page 1/5

*** OP Sequence for XRT ***

2012/11/22	10:09:00.0	AOCS_ORe-point_Start_1_OG [0x097]			
		AOCU_NM	5	02-76	02 00 00 00 00
2012/11/22	10:10:01.0	XRT_CTRL_MANU_400_OG [0x190]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/22	10:10:03.0	XRT_TCIB_XRT_S_HTR_A_DIS_431_OG [0x1af]			
		TCIB_XRT_S_HTR_A_DIS	0	04-C0	
2012/11/22	16:59:54.0	XRT_CTRL_MANU_437_OG [0x1b5]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/22	17:00:00.0	AOCS_ORe-point_Start_2_OG [0x098]			
		AOCU_NM	5	02-76	00 2e f1 2e f1
2012/11/22	17:01:32.0	XRT_FOCUS_POSITION_441_OG [0x1b9]			
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00
2012/11/22	17:01:52.0	XRT_QT_PROG_SET_435_OG [0x1b3]			
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 0f
2012/11/22	17:01:54.0	XRT_FLD_DIS_404_OG [0x194]			
		MDP_XRT_FLD_DIS	1	07-F0	d9
2012/11/22	17:01:56.0	XRT_FLRCTRL_DIS_405_OG [0x195]			
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9
2012/11/22	17:01:58.0	XRT_ARS_DIS_412_OG [0x19c]			
		MDP_XRT_ARS_DIS	1	07-F0	d5
2012/11/22	17:02:00.0	XRT_CTRL_AUTO_413_OG [0x19d]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/22	17:04:54.0	XRT_CTRL_MANU_437_OG [0x1b5]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/22	17:05:00.0	AOCS_ORe-point_Start_3_OG [0x099]			
		AOCU_NM	5	02-76	00 2e f1 d1 0f
2012/11/22	17:06:32.0	XRT_FOCUS_POSITION_441_OG [0x1b9]			
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00
2012/11/22	17:06:52.0	XRT_QT_PROG_SET_417_OG [0x1a1]			
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 05
2012/11/22	17:06:54.0	XRT_FLD_DIS_404_OG [0x194]			
		MDP_XRT_FLD_DIS	1	07-F0	d9
2012/11/22	17:06:56.0	XRT_FLRCTRL_DIS_405_OG [0x195]			
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9
2012/11/22	17:06:58.0	XRT_ARS_DIS_412_OG [0x19c]			
		MDP_XRT_ARS_DIS	1	07-F0	d5
2012/11/22	17:07:00.0	XRT_CTRL_AUTO_413_OG [0x19d]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/22	17:09:54.0	XRT_CTRL_MANU_437_OG [0x1b5]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/22	17:10:00.0	AOCS_ORe-point_Start_4_OG [0x09a]			
		AOCU_NM	5	02-76	00 d1 0f d1 0f
2012/11/22	17:11:32.0	XRT_FOCUS_POSITION_441_OG [0x1b9]			
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00
2012/11/22	17:11:52.0	XRT_QT_PROG_SET_442_OG [0x1ba]			
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 04
2012/11/22	17:11:54.0	XRT_FLD_DIS_404_OG [0x194]			
		MDP_XRT_FLD_DIS	1	07-F0	d9
2012/11/22	17:11:56.0	XRT_FLRCTRL_DIS_405_OG [0x195]			
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9
2012/11/22	17:11:58.0	XRT_ARS_DIS_412_OG [0x19c]			
		MDP_XRT_ARS_DIS	1	07-F0	d5
2012/11/22	17:12:00.0	XRT_CTRL_AUTO_413_OG [0x19d]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/22	17:14:54.0	XRT_CTRL_MANU_437_OG [0x1b5]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/22	17:15:00.0	AOCS_ORe-point_Start_5_OG [0x09b]			
		AOCU_NM	5	02-76	00 d1 0f 2e f1
2012/11/22	17:16:32.0	XRT_FOCUS_POSITION_441_OG [0x1b9]			
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00
2012/11/22	17:16:52.0	XRT_QT_PROG_SET_440_OG [0x1b8]			
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 11
2012/11/22	17:16:54.0	XRT_FLD_DIS_404_OG [0x194]			
		MDP_XRT_FLD_DIS	1	07-F0	d9
2012/11/22	17:16:56.0	XRT_FLRCTRL_DIS_405_OG [0x195]			
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9
2012/11/22	17:16:58.0	XRT_ARS_DIS_412_OG [0x19c]			
		MDP_XRT_ARS_DIS	1	07-F0	d5
2012/11/22	17:17:00.0	XRT_CTRL_AUTO_413_OG [0x19d]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/22	17:19:54.0	XRT_CTRL_MANU_402_OG [0x192]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/22	17:19:56.0	XRT_FOCUS_POSITION_403_OG [0x193]			
		XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00
2012/11/22	17:20:00.0	AOCS_ORe-point_Start_6_OG [0x09c]			
		AOCU_NM	5	02-76	00 00 00 00 00
2012/11/22	17:20:16.0	XRT_FLD_DIS_404_OG [0x194]			
		MDP_XRT_FLD_DIS	1	07-F0	d9
2012/11/22	17:20:18.0	XRT_FLRCTRL_DIS_405_OG [0x195]			
		MDP_XRT_FLRCTRL_DIS	1	07-F0	c9
2012/11/22	17:20:20.0	XRT_ARS_DIS_406_OG [0x196]			
		MDP_XRT_ARS_DIS	1	07-F0	d5
2012/11/22	17:22:58.0	XRT_QT_PROG_SET_445_OG [0x1bd]			
		MDP_XRT_QT_PROG_SET	2	07-F0	c4 09
2012/11/22	17:23:00.0	XRT_CTRL_AUTO_408_OG [0x198]			
		MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/22	17:29:54.0	XRT_CTRL_MANU_447_OG [0x1bf]			
		MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/22	17:30:00.0	AOCS_ORe-point_Start_1_OG [0x097]			
		AOCU_NM	5	02-76	02 00 00 00 00
2012/11/22	17:32:26.0	XRT_FOCUS_POSITION_420_OG [0x1a4]			

Nov 22, 12 12:29

XRT_OGLIST_0071.chk

Page 2/5

2012/11/22	17:32:46.0	XRT_FLD_ENA_428_0G [0x1ac]	XRT_FOCUS_POSITION	4	07-F8	22	fe	97	00
		MDP_XRT_FLD_ENA		1	07-F0	d8			
2012/11/22	17:32:48.0	XRT_FLRCTRL_ENA_429_0G [0x1ad]							
		MDP_XRT_FLRCTRL_ENA		1	07-F0	c8			
2012/11/22	17:32:50.0	XRT_AEC_RESET_423_0G [0x1a7]							
		MDP_XRT_AEC_RESET		1	07-F0	d0			
2012/11/22	17:32:52.0	XRT_ARS_DIS_438_0G [0x1b6]							
		MDP_XRT_ARS_DIS		1	07-F0	d5			
2012/11/22	17:32:54.0	XRT_FLD_RESET_424_0G [0x1a8]							
		MDP_XRT_FLD_RESET		1	07-F0	da			
2012/11/22	17:32:56.0	XRT_QT_PROG_SET_439_0G [0x1b7]							
		MDP_XRT_QT_PROG_SET		2	07-F0	c4	13		
2012/11/22	17:32:58.0	XRT_FL_PROG_SET_444_0G [0x1bc]							
		MDP_XRT_FL_PROG_SET		2	07-F0	c5	10		
2012/11/22	17:33:00.0	XRT_CTRL_AUTO_408_0G [0x198]							
		MDP_XRT_CTRL_AUTO		1	07-F0	c0			
2012/11/22	18:12:30.0	XRT_CTRL_MANU_400_0G [0x190]							
		MDP_XRT_CTRL_MANU		1	07-F0	c1			
2012/11/22	18:12:32.0	XRT_FLD_RESET_424_0G [0x1a8]							
		MDP_XRT_FLD_RESET		1	07-F0	da			
2012/11/22	18:12:34.0	XRT_PREFLR_STRT_432_0G [0x1b0]							
		MDP_XRT_PREFLR_STRT		1	07-F0	e8			
2012/11/22	18:15:44.0	XRT_PREFLR_STOP_433_0G [0x1b1]							
		MDP_XRT_PREFLR_STOP		1	07-F0	e9			
2012/11/22	18:36:00.0	XRT_Custom_434_0G [0x1b2]							
2012/11/22	18:37:00.0	XRT_CTRL_AUTO_413_0G [0x19d]							
		MDP_XRT_CTRL_AUTO		1	07-F0	c0			
2012/11/22	19:49:30.0	XRT_CTRL_MANU_400_0G [0x190]							
		MDP_XRT_CTRL_MANU		1	07-F0	c1			
2012/11/22	19:49:32.0	XRT_FLD_RESET_424_0G [0x1a8]							
		MDP_XRT_FLD_RESET		1	07-F0	da			
2012/11/22	19:49:34.0	XRT_PREFLR_STRT_432_0G [0x1b0]							
		MDP_XRT_PREFLR_STRT		1	07-F0	e8			
2012/11/22	19:52:44.0	XRT_PREFLR_STOP_433_0G [0x1b1]							
		MDP_XRT_PREFLR_STOP		1	07-F0	e9			
2012/11/22	20:13:00.0	XRT_Custom_434_0G [0x1b2]							
2012/11/22	20:14:00.0	XRT_CTRL_AUTO_413_0G [0x19d]							
		MDP_XRT_CTRL_AUTO		1	07-F0	c0			
2012/11/22	21:27:00.0	XRT_CTRL_MANU_400_0G [0x190]							
		MDP_XRT_CTRL_MANU		1	07-F0	c1			
2012/11/22	21:27:02.0	XRT_FLD_RESET_424_0G [0x1a8]							
		MDP_XRT_FLD_RESET		1	07-F0	da			
2012/11/22	21:27:04.0	XRT_PREFLR_STRT_432_0G [0x1b0]							
		MDP_XRT_PREFLR_STRT		1	07-F0	e8			
2012/11/22	21:30:14.0	XRT_PREFLR_STOP_433_0G [0x1b1]							
		MDP_XRT_PREFLR_STOP		1	07-F0	e9			
2012/11/22	21:49:30.0	XRT_Custom_434_0G [0x1b2]							
2012/11/22	21:50:30.0	XRT_CTRL_AUTO_413_0G [0x19d]							
		MDP_XRT_CTRL_AUTO		1	07-F0	c0			
2012/11/22	23:04:30.0	XRT_CTRL_MANU_400_0G [0x190]							
		MDP_XRT_CTRL_MANU		1	07-F0	c1			
2012/11/22	23:04:32.0	XRT_FLD_RESET_424_0G [0x1a8]							
		MDP_XRT_FLD_RESET		1	07-F0	da			
2012/11/22	23:04:34.0	XRT_PREFLR_STRT_432_0G [0x1b0]							
		MDP_XRT_PREFLR_STRT		1	07-F0	e8			
2012/11/22	23:07:44.0	XRT_PREFLR_STOP_433_0G [0x1b1]							
		MDP_XRT_PREFLR_STOP		1	07-F0	e9			
2012/11/22	23:21:30.0	XRT_Custom_434_0G [0x1b2]							
2012/11/22	23:22:30.0	XRT_CTRL_AUTO_413_0G [0x19d]							
		MDP_XRT_CTRL_AUTO		1	07-F0	c0			
2012/11/23	00:39:00.0	XRT_CTRL_MANU_400_0G [0x190]							
		MDP_XRT_CTRL_MANU		1	07-F0	c1			
2012/11/23	00:39:02.0	XRT_FLD_RESET_424_0G [0x1a8]							
		MDP_XRT_FLD_RESET		1	07-F0	da			
2012/11/23	00:39:04.0	XRT_PREFLR_STRT_432_0G [0x1b0]							
		MDP_XRT_PREFLR_STRT		1	07-F0	e8			
2012/11/23	00:42:14.0	XRT_PREFLR_STOP_433_0G [0x1b1]							
		MDP_XRT_PREFLR_STOP		1	07-F0	e9			
2012/11/23	00:48:00.0	XRT_Custom_434_0G [0x1b2]							
2012/11/23	00:49:00.0	XRT_CTRL_AUTO_413_0G [0x19d]							
		MDP_XRT_CTRL_AUTO		1	07-F0	c0			
2012/11/23	02:04:00.0	XRT_CTRL_MANU_400_0G [0x190]							
		MDP_XRT_CTRL_MANU		1	07-F0	c1			
2012/11/23	02:04:02.0	XRT_FLD_RESET_424_0G [0x1a8]							
		MDP_XRT_FLD_RESET		1	07-F0	da			
2012/11/23	02:04:04.0	XRT_PREFLR_STRT_432_0G [0x1b0]							
		MDP_XRT_PREFLR_STRT		1	07-F0	e8			
2012/11/23	02:07:14.0	XRT_PREFLR_STOP_433_0G [0x1b1]							
		MDP_XRT_PREFLR_STOP		1	07-F0	e9			
2012/11/23	02:24:00.0	XRT_Custom_434_0G [0x1b2]							
2012/11/23	02:25:00.0	XRT_CTRL_AUTO_413_0G [0x19d]							
		MDP_XRT_CTRL_AUTO		1	07-F0	c0			
2012/11/23	03:34:00.0	XRT_CTRL_MANU_400_0G [0x190]							
		MDP_XRT_CTRL_MANU		1	07-F0	c1			
2012/11/23	03:34:02.0	XRT_FLD_RESET_424_0G [0x1a8]							
		MDP_XRT_FLD_RESET		1	07-F0	da			
2012/11/23	03:34:04.0	XRT_PREFLR_STRT_432_0G [0x1b0]							
		MDP_XRT_PREFLR_STRT		1	07-F0	e8			
2012/11/23	03:37:14.0	XRT_PREFLR_STOP_433_0G [0x1b1]							
		MDP_XRT_PREFLR_STOP		1	07-F0	e9			
2012/11/23	04:01:30.0	XRT_Custom_434_0G [0x1b2]							
2012/11/23	04:02:30.0	XRT_CTRL_AUTO_413_0G [0x19d]							

Nov 22, 12 12:29

XRT_OGLIST_0071.chk

Page 3/5

2012/11/23	05:11:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/23	05:11:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/23	05:11:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/23	05:14:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/23	05:39:00.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/23	05:40:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/23	06:52:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/23	06:52:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/23	06:52:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/23	06:55:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/23	07:16:30.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/23	07:17:30.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/23	08:32:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/23	08:32:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/23	08:32:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/23	08:35:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/23	08:53:00.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/23	08:54:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/23	10:13:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/23	10:13:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/23	10:13:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/23	10:16:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/23	10:23:30.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/23	10:24:30.5	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/23	14:03:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/23	14:03:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/23	14:03:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/23	14:03:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/23	14:06:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/23	14:08:00.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/23	14:09:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/23	15:35:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/23	15:35:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/23	15:35:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/23	15:38:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/23	15:59:00.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/23	16:00:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/23	17:12:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/23	17:12:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/23	17:12:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/23	17:15:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/23	17:35:30.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/23	17:36:30.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/23	18:06:54.0	XRT_CTRL_MANU_402_OG [0x192]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/23	18:06:56.0	XRT_FOCUS_POSITION_403_OG [0x193]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/23	18:07:00.0	AOCS_OrE-point_Start_6_OG [0x09c]	XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00
2012/11/23	18:07:16.0	XRT_FLD_DIS_404_OG [0x194]	AOCU_NM	5	02-76	00 00 00 00 00
2012/11/23	18:07:18.0	XRT_FLRCTRL_DIS_405_OG [0x195]	MDP_XRT_FLD_DIS	1	07-F0	d9
2012/11/23	18:07:20.0	XRT_ARS_DIS_406_OG [0x196]	MDP_XRT_FLRCTRL_DIS	1	07-F0	c9
2012/11/23	18:09:58.0	XRT_QT_PROG_SET_445_OG [0x1bd]	MDP_XRT_ARS_DIS	1	07-F0	d5
2012/11/23	18:10:00.0	XRT_CTRL_AUTO_408_OG [0x198]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 09

Nov 22, 12 12:29

XRT_OGLIST_0071.chk

Page 4/5

2012/11/23	18:16:54.0	XRT_CTRL_MANU_447_OG [0x1bf]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/23	18:17:00.0	AOCS_0Re-point_Start_1_OG [0x097]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/23	18:19:26.0	XRT_FOCUS_POSITION_420_OG [0x1a4]	AOCU_NM	5	02-76	02 00 00 00 00
2012/11/23	18:19:46.0	XRT_FLD_ENA_428_OG [0x1ac]	XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00
2012/11/23	18:19:48.0	XRT_FLRCTRL_ENA_429_OG [0x1ad]	MDP_XRT_FLD_ENA	1	07-F0	d8
2012/11/23	18:19:50.0	XRT_AEC_RESET_423_OG [0x1a7]	MDP_XRT_FLRCTRL_ENA	1	07-F0	c8
2012/11/23	18:19:52.0	XRT_ARS_DIS_438_OG [0x1b6]	MDP_XRT_AEC_RESET	1	07-F0	d0
2012/11/23	18:19:54.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_ARS_DIS	1	07-F0	d5
2012/11/23	18:19:56.0	XRT_QT_PROG_SET_427_OG [0x1ab]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/23	18:19:58.0	XRT_FL_PROG_SET_444_OG [0x1bc]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 03
2012/11/23	18:20:00.0	XRT_CTRL_AUTO_408_OG [0x198]	MDP_XRT_FL_PROG_SET	2	07-F0	c5 10
2012/11/23	18:49:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/23	18:49:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/23	18:49:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/23	18:52:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/23	19:12:30.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/23	19:13:30.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_Custom_434_OG [0x1b2]	1	07-F0	c0
2012/11/23	20:26:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/23	20:26:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/23	20:26:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/23	20:29:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/23	20:50:00.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/23	20:51:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_Custom_434_OG [0x1b2]	1	07-F0	c0
2012/11/23	22:04:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/23	22:04:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/23	22:04:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/23	22:07:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/23	22:25:30.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/23	22:26:30.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_Custom_434_OG [0x1b2]	1	07-F0	c0
2012/11/23	23:41:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/23	23:41:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/23	23:41:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/23	23:44:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/23	23:51:30.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/23	23:52:30.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_Custom_434_OG [0x1b2]	1	07-F0	c0
2012/11/24	01:07:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/24	01:07:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/24	01:07:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/24	01:10:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/24	01:24:00.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/24	01:25:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_Custom_434_OG [0x1b2]	1	07-F0	c0
2012/11/24	02:40:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/24	02:40:02.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2012/11/24	02:40:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]	MDP_XRT_FLD_RESET	1	07-F0	da
2012/11/24	02:43:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2012/11/24	03:01:00.0	XRT_Custom_434_OG [0x1b2]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2012/11/24	03:02:00.0	XRT_CTRL_AUTO_413_OG [0x19d]	MDP_XRT_Custom_434_OG [0x1b2]	1	07-F0	c0
2012/11/24	04:09:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2012/11/24	04:09:32.0	XRT_FLD_RESET_424_OG [0x1a8]	MDP_XRT_CTRL_MANU	1	07-F0	c1
			MDP_XRT_FLD_RESET	1	07-F0	da

Nov 22, 12 12:29

XRT_OGLIST_0071.chk

Page 5/5

2012/11/24	04:09:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]		
		MDP_XRT_PREFLR_STRT	1	07-F0 e8
2012/11/24	04:12:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]		
		MDP_XRT_PREFLR_STOP	1	07-F0 e9
2012/11/24	04:38:30.0	XRT_Custom_434_OG [0x1b2]		
2012/11/24	04:39:30.0	XRT_CTRL_AUTO_413_OG [0x19d]		
		MDP_XRT_CTRL_AUTO	1	07-F0 c0
2012/11/24	05:49:30.0	XRT_CTRL_MANU_400_OG [0x190]		
		MDP_XRT_CTRL_MANU	1	07-F0 c1
2012/11/24	05:49:32.0	XRT_FLD_RESET_424_OG [0x1a8]		
		MDP_XRT_FLD_RESET	1	07-F0 da
2012/11/24	05:49:34.0	XRT_PREFLR_STRT_432_OG [0x1b0]		
		MDP_XRT_PREFLR_STRT	1	07-F0 e8
2012/11/24	05:52:44.0	XRT_PREFLR_STOP_433_OG [0x1b1]		
		MDP_XRT_PREFLR_STOP	1	07-F0 e9
2012/11/24	06:16:00.0	XRT_Custom_434_OG [0x1b2]		
2012/11/24	06:17:00.0	XRT_CTRL_AUTO_413_OG [0x19d]		
		MDP_XRT_CTRL_AUTO	1	07-F0 c0
2012/11/24	07:30:00.0	XRT_CTRL_MANU_400_OG [0x190]		
		MDP_XRT_CTRL_MANU	1	07-F0 c1
2012/11/24	07:30:02.0	XRT_FLD_RESET_424_OG [0x1a8]		
		MDP_XRT_FLD_RESET	1	07-F0 da
2012/11/24	07:30:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]		
		MDP_XRT_PREFLR_STRT	1	07-F0 e8
2012/11/24	07:33:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]		
		MDP_XRT_PREFLR_STOP	1	07-F0 e9
2012/11/24	07:53:00.0	XRT_Custom_434_OG [0x1b2]		
2012/11/24	07:54:00.0	XRT_CTRL_AUTO_413_OG [0x19d]		
		MDP_XRT_CTRL_AUTO	1	07-F0 c0
2012/11/24	09:10:00.0	XRT_CTRL_MANU_400_OG [0x190]		
		MDP_XRT_CTRL_MANU	1	07-F0 c1
2012/11/24	09:10:02.0	XRT_FLD_RESET_424_OG [0x1a8]		
		MDP_XRT_FLD_RESET	1	07-F0 da
2012/11/24	09:10:04.0	XRT_PREFLR_STRT_432_OG [0x1b0]		
		MDP_XRT_PREFLR_STRT	1	07-F0 e8
2012/11/24	09:13:14.0	XRT_PREFLR_STOP_433_OG [0x1b1]		
		MDP_XRT_PREFLR_STOP	1	07-F0 e9
2012/11/24	09:45:00.0	AOCS_ORe-point_Start_6_OG [0x09c]		
		AOCU_NM	5	02-76 00 00 00 00 00