

Period: 2015/10/27 10:30:00 - 2015/10/31 10:10:00

XOB #1AF4: CCD Monitor During Bakeout - G-Band 3ms - 1kx1k - Q90 - 4th Quadrant - Al/mesh (512ms), Al/Poly (1443ms) - w leak image-3 ms																
Term		Pointing (x, y)					Comment									
10/28 13:33:00 - 10/28 13:39:54		Fixed (-528.4, 528.4)					(4/4)									
PROG= 17 1-time(s)																
Subr= 1		1-time(s)		2.0sec												
Seqn= 3		1-time(s)		2.0sec												
		Open/G-band	Open/G-band	open	Safe	Norm	3ms	Obs	1x1	1024x1024 (1536, 512)			Q=90	0	0	2.0sec
		Open/G-band	Open/G-band	open	Safe	Norm	3ms	Obs	1x1	1024x1024 (1536, 512)			Q=90	0	0	2.0sec
		Open/thick-Be	Open/thick-Be	close	Safe	Dark	3ms	Obs	1x1	1024x1024 (1536, 512)			Q=98	0	0	2.0sec
		Open/thick-Be	Open/thick-Be	close	Safe	Dark	3ms	Obs	1x1	1024x1024 (1536, 512)			Q=98	0	0	2.0sec
Subr= 2		1-time(s)		2.0sec												

┌	Seqn= 55		2-time(s)	2.0sec											
	┌		Open/Al-mesh	Open/Ti-poly	close	Safe	Norm	500ms	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
	└		Al-poly/Open	med-Be/Open	close	Safe	Norm	1.41s	Obs	2x2	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
	Subr= 3		2-time(s)	2.0sec											
┌	Seqn= 54		1-time(s)	2.0sec											
	┌		Open/G-band	Open/G-band	open	Safe	Norm	3ms	Obs	1x1	2048x2048 (1024, 1024)	Q=90	0	0	2.0sec
	└		Open/G-band	Open/G-band	close	Safe	Norm	3ms	Obs	1x1	2048x2048 (1024, 1024)	Q=95	0	0	2.0sec
			Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	

XOB #1ADF: Synoptic 7 Filter w/ Al-mesh(8/128/1024), Al-poly(16/362/1443), Thin-Be(88/1024/5795) - Thick-Be(65536), Al-poly+Ti-poly(256/2048), Med-Al(40

Term			Pointing (x, y)				Comment									
10/28 13:43:00 - 10/28 13:49:54			Fixed (0.0, 0.0)				synoptic, shifted manually									
PROG= 02 1-time(s)																
└	Subr= 1		1-time(s)		2.0sec											
	Seqn= 5		1-time(s)		2.0sec											
	└	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	2x2	2048x2048 (1024, 1024)			Q=98	0	0	2.0sec
	└	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	4x4	2048x2048 (1024, 1024)			Q=98	0	0	2.0sec
	└	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	8x8	2048x2048 (1024, 1024)			Q=98	0	0	2.0sec
	└	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	1x1	2048x512 (1024, 1024)			DPCM	0	0	2.0sec
	└	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	500ms	Obs	1x1	512x2048 (1024, 1024)			DPCM	0	0	2.0sec
	Seqn= 33		1-time(s)		2.0sec											
	└	Open/Al-mesh	Open/Al-mesh	close	Safe	Norm	8ms	Obs	2x2	2048x2048 (1024, 1024)			Q=95	0	0	2.0sec
	└	Open/Al-mesh	Open/Al-mesh	close	Safe	Norm	125ms	Obs	2x2	2048x2048 (1024, 1024)			Q=95	0	0	2.0sec
	└	Open/Al-mesh	Open/Al-mesh	close	Safe	Norm	1.00s	Obs	2x2	2048x2048 (1024, 1024)			Q=95	0	0	2.0sec
	Seqn= 49		1-time(s)		2.0sec											
	└	Al-poly/Open	Al-poly/Open	close	Safe	Norm	16ms	Obs	2x2	2048x2048 (1024, 1024)			Q=95	0	0	2.0sec
	└	Al-poly/Open	Al-poly/Open	close	Safe	Norm	354ms	Obs	2x2	2048x2048 (1024, 1024)			Q=95	0	0	2.0sec
	└	Al-poly/Open	Al-poly/thick-Al	close	Safe	Norm	1.41s	Obs	2x2	2048x2048 (1024, 1024)			Q=95	0	0	2.0sec
	Seqn= 77		1-time(s)		2.0sec											
	└	thin-Be/Open	thin-Be/Open	close	Safe	Norm	86ms	Obs	2x2	2048x2048 (1024, 1024)			Q=95	0	0	2.0sec
	└	thin-Be/Open	thin-Be/Open	close	Safe	Norm	1.00s	Obs	2x2	2048x2048 (1024, 1024)			Q=95	0	0	2.0sec
	└	thin-Be/Open	thin-Be/Open	close	Safe	Norm	5.66s	Obs	2x2	2048x2048 (1024, 1024)			Q=95	0	0	2.0sec
	Seqn= 54		1-time(s)		4.0sec											
└	Open/G-band	Open/G-band	open	Safe	Norm	3ms	Obs	1x1	2048x2048 (1024, 1024)			Q=90	0	0	2.0sec	
└	Open/G-band	Open/G-band	close	Safe	Norm	3ms	Obs	1x1	2048x2048 (1024, 1024)			Q=95	0	0	2.0sec	
└	Subr= 2		1-time(s)		2.0sec											
	Seqn= 46		2-time(s)		2.0sec											
	└	Open/thick-Be	Open/thick-Be	close	Safe	Norm	64.0s	Obs	2x2	2048x2048 (1024, 1024)			Q=98	0	0	2.0sec
	Seqn= 72		2-time(s)		2.0sec											
	└	Al-poly/Ti-poly	Al-poly/thick-Al	close	Safe	Norm	125ms	Obs	2x2	2048x2048 (1024, 1024)			Q=98	0	0	2.0sec
	└	Al-poly/Ti-poly	Al-poly/thick-Al	close	Safe	Norm	2.00s	Obs	2x2	2048x2048 (1024, 1024)			Q=98	0	0	2.0sec
	Seqn= 59		2-time(s)		2.0sec											
	└	med-Al/Open	med-Al/thick-Al	close	Safe	Norm	2.00s	Obs	2x2	2048x2048 (1024, 1024)			Q=98	0	0	2.0sec
	└	med-Al/Open	med-Al/Open	close	Safe	Norm	22.6s	Obs	2x2	2048x2048 (1024, 1024)			Q=98	0	0	2.0sec
	Default Filter			Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)			Comp.	AEC Buffer	Interval

XOB #1AE2: AR (Filter-Ratio with Al/poly and thin-Be), 128x128 at 1064, 1048 with G-band (3ms/3ms leak) 30s cad - AEC3- HOP268

Term		Pointing (x, y)										Comment				
10/28 13:54:32 - 10/28 18:59:54		Track (337.3, 222.1) @ 10/28 13:50:00										HOP268, AR12440				
PROG= 01 Inf.-time(s)																
┌	Subr= 1		1-time(s)		2.0sec											
	┌	Seqn= 56		1-time(s)		2.0sec										
		┌	Open/G-band	Open/G-band	open	Safe	Norm	3ms	Obs	1x1	384x384 (1064, 1048)		DPCM	0	0	2.0sec
			Open/G-band	Open/G-band	close	Safe	Norm	3ms	Obs	1x1	384x384 (1064, 1048)		DPCM	0	0	2.0sec
	┌	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	16.0s	Obs	1x1	384x384 (1064, 1048)		Q=98	0	0	2.0sec	
┌	Subr= 2		1-time(s)		2.0sec											
	┌	Seqn= 60		120-time(s)		30.0sec										
		┌	Al-poly/Open	thin-Be/Open	close	Safe	Norm	500ms	Obs	1x1	128x128 (1064, 1048)		Q=95	3	0	2.0sec
┌	thin-Be/Open		med-Be/Open	close	Safe	Norm	5.66s	Obs	1x1	128x128 (1064, 1048)		Q=95	3	0	2.0sec	
Default Filter		Thicker Filter		VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)		Comp.	AEC Buffer	Interval		

XOB #1AE5: AR - Standard Core - (Filter-Ratio with Al/poly and thin-Be long/short pairs) with PFB, 384x384 at 1064 1048, thin-Be, and Al/poly context, with

Term		Pointing (x, y)										Comment						
10/28 19:03:00 - 10/28 20:29:54		Track (922.8, 94.0) @ 10/28 19:00:00										AR12436						
10/28 20:33:00 - 10/29 05:59:54		Fixed (926.0, 95.0)										AR12436 with fixed pointing						
PROG= 13 Inf.-time(s)																		
┌	Subr= 1		1-time(s)		2.0sec													
	┌	Seqn= 56		1-time(s)		2.0sec												
		┌	Open/G-band	Open/G-band	open	Safe	Norm	3ms	Obs	1x1	384x384 (1064, 1048)	DPCM	0	0	2.0sec			
			┌	Open/G-band	Open/G-band	close	Safe	Norm	3ms	Obs	1x1	384x384 (1064, 1048)	DPCM	0	0	2.0sec		
	┌	Open/Ti-poly	Open/thick-Al	close	Safe	Dark	16.0s	Obs	1x1	384x384 (1064, 1048)	Q=98	0	0	2.0sec				
	Subr= 2		5-time(s)		2.0sec													
	┌	Seqn= 75		1-time(s)		2.0sec												
┌		Al-poly/Open	thin-Be/Open	close	Safe	Norm	250ms	Obs	1x1	384x384 (1064, 1048)	Q=95	2	0	2.0sec				
		┌	Al-poly/Open	thin-Be/Open	close	Safe	Norm	250ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec			
		┌	thin-Be/Open	med-Be/Open	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	2	0	2.0sec			
		┌	thin-Be/Open	med-Be/Open	close	Safe	Norm	500ms	Obs	1x1	384x384 (1064, 1048)	Q=95	3	0	2.0sec			

PROG= 07 30-time(s)													
Subr= 1 20-time(s) 2.0sec													
Seqn= 11 1-time(s) 2.0sec													
Al-poly/Open Al-poly/thick-Al close Safe Norm 125ms Obs 2x2 512x512 (1024, 1024) Q=95 2 0 2.0sec													
Seqn=100 1-time(s) 10.0sec													
thin-Be/Open med-Be/Open close Safe Norm 125ms Obs 1x1 384x384 (1024, 1024) Q=95 2 0 2.0sec													
med-Be/Open Open/thick-Al close Safe Norm 250ms Obs 1x1 384x384 (1024, 1024) Q=95 3 0 2.0sec													
Open/thick-Al Open/thick-Be close Safe Norm 1.00s Obs 1x1 384x384 (1024, 1024) Q=95 3 0 2.0sec													
Subr= 2 1-time(s) 2.0sec													
Seqn= 10 1-time(s) 2.0sec													

	med-Al/Open	med-Al/thick-Al	close	Safe	Norm	500ms	Obs	1x1	384x384 (1024, 1024)	Q=95	3	0	2.0sec
	Open/thick-Be	Open/thick-Be	close	Safe	Norm	2.00s	Obs	1x1	384x384 (1024, 1024)	Q=95	3	0	2.0sec
Seqn= 11	1-time(s)	2.0sec											
	Al-poly/Open	Al-poly/thick-Al	close	Safe	Norm	125ms	Obs	2x2	512x512 (1024, 1024)	Q=95	2	0	2.0sec
Seqn= 84	1-time(s)	2.0sec											
	Open/G-band	Open/G-band	open	Safe	Norm	3ms	Obs	1x1	384x384 (1024, 1024)	Q=98	0	0	2.0sec
	Open/G-band	Open/G-band	close	Safe	Norm	3ms	Obs	1x1	384x384 (1024, 1024)	Q=98	0	0	2.0sec
	Open/thick-Al	Open/thick-Al	close	Safe	Dark	1.00s	Obs	1x1	384x384 (1024, 1024)	Q=98	0	0	2.0sec
	Open/thick-Al	Open/thick-Al	close	Safe	Dark	1.00s	Obs	2x2	512x512 (1024, 1024)	Q=98	0	0	2.0sec
	Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval	

* * * * *

Active Region Search

* * * * *

NOT USED


* * * * *

Flare Detection


* * * * *

FLD Patrol													
Term			Pointing (x, y)						Comment				
10/28 13:54:18 - 10/29 06:00:18			Track (337.3, 222.1) @ 10/28 13:50:00						HOP268, AR12440				
10/29 06:10:23 - 10/31 10:10:00			Fixed (926.0, 95.0)						AR12436(fixed pointing)				
Open/Ti-poly	Open/thick-Al	close	Safe	Norm	8ms	Obs	8x8		Q=50		80sec		
Default Filter	Thicker Filter	VLS	mode	image	Exp.	CCD	Bin	ROI: size (center)	Comp.	AEC Buffer	Interval		


CMDI #0485 2015/10/27




CMDI #0485 2015/10/27




CMDI #0485 2015/10/28




CMDI #0485 2015/10/28




CMDI #0485 2015/10/29




CMDI #0485 2015/10/29




CMDI #0485 2015/10/30




CMDI #0485 2015/10/30



CMDI #0485 2015/10/31



CMDI #0485 2015/10/31




```
main-454 2015-10-27 12:27:44 205 33 SOLAR-B MAIN //
```

0095 . C. NOTICE j§ OPOG UPLOADα-Á÷¿®NGαÎ¾ì¹ç;ç°Ê²¼αÎTI-CMDÁ÷¿®αÎ¼Â¹Ôα•αÊααα³αÈ;£

Line	Command	Parameter	Condition	Count
0096	C.	0B0CjCSET0EDUMP0IÆ±°i¥N¥10Ç100 030EjE		
0097	C.			
0098	C.	TI¥3¥D¥0¥É00ÀDİÇ(UT)		
0099	+	TI 2015-10-27 10:25:00.0		
0100	DC	01-B3 DHU_OP_STOP		
0101	C.	00[HK1_TI_CMD_NUM]	EQ	1COUNTUP
0102	C.			
0103	+	TI 2015-10-27 10:25:01.0		
0104	DC	01-B4 DHU_OP_COPY		
0105	C.	00[HK1_TI_CMD_NUM]	EQ	1COUNTUP
0106	C.			
0107	+	TI 2015-10-27 10:25:01.0		
0108	DC	01-B5 DHU_OPOG_COPY		
0109	C.	00[HK1_TI_CMD_NUM]	EQ	1COUNTUP
0110	C.			
0111	+	TI 2015-10-27 10:29:59.5		
0112	DC	01-B2 DHU_OP_START		
0113	C.	00[HK1_TI_CMD_NUM]	EQ	1COUNTUP
0114	C.			
0115	C.	°Ê²¼0İÄê%İİŃ0İ¥Ä\$¥Ä¥~¹àİÜ		
0116	C.	00[HK1_TI_CMD_ENA/DIS]	EQ	ENA
0117	C.	00[HK1_TI_CMD_NUM]	EQ	4
0118	C.	00[HK1_NEXT_EXEC_PIM]	EQ	DHU
0119	C.	00[HK1_NEXT_EXEC_DC]	EQ	0xB3
0120	C.			
0121	C.	*****		
0122	C.	TIİİ°è¥Ä¥0¥x		
0123	C.	*****		
0124	C.			
0125	C.	TI_TBL(0x03AB00-0x03AEFFj\$ 1024byte)		
0126	+	DC 01-23 DHU_DMA_DMP_PRM_SET		
0127	BC	(03 ab 03 01 02)		
0128	C.	00[HK1_DMP_TOP_ADRS_1]	EQ	07
0129	C.	00[HK1_DMP_TOP_ADRS_0]	EQ	2B
0130	C.	00[HK1_DMP_BLOCK_NUM]	EQ	3
0131	C.	00[HK1_DMP_REPEAT_NUM]	EQ	0
0132	C.	00[HK1_DMA_DMP_PIM]	EQ	DHU
0133	+	DC 01-22 DHU_MODE_CHNG		
0134	BC	(07 0b f8)		
0135	C.	00[HK1_PKT_FORM_NO]	EQ	7
0136	C.	00[HK1_PKT_GEN_TIME]	EQ	0.25 s
0137	C.	00[HK1_S_TLM_BIT_RATE]	EQ	32k
0138	C.	00[HK1_X_TLM_BIT_RATE]	EQ	4M
0139	C.	00[HK1_DMP_CHK_FLG]	EQ	EXEC
0140	C.			
0141	C.	¥Ä¥0¥x½¹İ»00³İÇ\$		
0142	C.	00[HK1_DMP_CHK_FLG]	EQ	NON
0143	C.			
0144	C.	RAM ID=TI_TBL0İ%Ê¹Ç•è²İOK00³İÇ\$		
0145	C.			
0146	C.	DHU¥âj¼¥ÉjÊ¼ý½ ¥İj¼¥ÉjÊ00İâ0¹		
0147	+	DC 01-22 DHU_MODE_CHNG		
0148	BC	(02 0a f8)		
0149	C.	00[HK1_PKT_FORM_NO]	EQ	2
0150	C.	00[HK1_PKT_GEN_TIME]	EQ	0.5S
0151	C.	00[HK1_S_TLM_BIT_RATE]	EQ	32K
0152	C.	00[HK1_X_TLM_BIT_RATE]	EQ	4M
0153	C.			
0154	C.	*****		
0155	C.	SOT TI command set		
0156	C.	*****		
0157	C.	Execute, after the success of OP upload.		
0158	+	TI 2015-10-27 10:29:16.0		
0159	DC	07-F0 MDP_SOT_MODE_STBY		
0160	BC	(41)		
0161	C.	-----		
0162	C.	HK1_TI_CMD_NUM = 1 CNTUP []		
0163	C.	-----		
0164	C.	***** SOT END *****		
0165	C.	Stop EIS observation and temporarily disable EIS mode changes		
0166	C.			
0167	C.			
0168	C.	***** Start EIS operation (TI set) *****		
0169	C.	Execute, after the success of OP upload.		
0170	C.	Set EIS TI-commands		
0171	+	TI 2015-10-27 10:29:30.0		
0172	DC	07-FC EIS_MODE_MANU		
0173	BC	(21 02)		
0174	+	TI 2015-10-27 10:29:40.0		
0175	DC	07-FC EIS_MODE_CHG_DIS		
0176	BC	(22)		

0194 (MDP_known_event)
0195 C.
0196 C.
0197 . C. ***** ¥Ð¥¹•İ Daily±¿İÑ¤Ė´Ø¤¹¤ĖDCBC•x²è *****
0198 . S. DC-BC dcbc-153:DCBC
0199 (SPECIAL-CMD_DAILY_OPERATIN_DCB)
0200 C.
0201 C.
0202 . C. ĩăLOS¥Á¥S¥Ă¥¬¼Ĥ»Üĭă
0203 C.
0204 . C. ***** LOS *****
0205 C.

```
main-455 2015-10-27 12:27:44 178 33 SOLAR-B MAIN //
0001 C.
0002 . C. ***** AOS *****
0003 C.
0004 . C. ¡ãAOS¥Á¥$¥Ã¥¬¼Ä»Ü¡ä
0005 C.
0006 C. ¥Ä¥ß¡¼¥³¥Ð¥Ó¥ÉÄ÷¿®
0007 +. DC 00-00 NULL_DUMMY_CMD
0008 C.
0009 . C. ***** AOCS : Reload orbital element (send every contact) *****
0010 C. Ä¡¡Ë²¿À²•µ°Æ»Î×Å²¿Î¥¢¥Ä¥×¥¡¡¼¥É¡ËË²µ•îÊ¡Ë²É¼°ÇÒ²•²¿½¹¿²¡¿Ç²¡¿ÇÀ®, ù²¹²æ²²²²ÇÄ÷¿®²•²Ê²²²³²Ê¡£
0011 +. DC 02-8E AOCU_ORB_UPD
0012 C.
0013 C.
0014 . C. *****
0015 C. XÄ÷¿®µ¡ON
0016 C. *****
0017 C. ¢´ °ÆÄ, Î×ÊÝ²àLOS²²²Ç²¡¿²´Ö²ò¹îÊ, ²•¡¢ÊÔÎ×²EXÄÓON²î¹Ô²Ê²¹²Ê²²²³²Ê¡£
0018 C.
0019 +. DC 03-B4 TCIA_XPA_ON/HI
0020 M. WAIT_SEC 1
0021 + DC 03-84 TCIA_XMOD_ON
0022 M. WAIT_SEC 1
0023 + DC 03-95 TCIA_XMOD_QPSK
0024 C. ¢¢[HK1_XPA_ON/OFF] EQ ON
0025 C. ¢¢[HK1_XPA_PWR_HI/L0] EQ HI
0026 C. ¢¢[HK1_XMOD_ON/OFF] EQ ON
0027 C. ¢¢[HK1_XMOD_QPSK/PM] EQ QPSK
0028 C.
0029 . C. X¥Ð¥Ó¥É¥¡¥Ã¥¬¼ÒÄÖ²²¹ÄÄÊ²•²¿²²Ê¡¢°Ê²¼²²¹²ÆÄ, ¼ê½¿²ò¼Ä¹Ô²¹²Ê²¡£
0030 C.
0031 . C. *****
0032 C. DR PT1 ÄÎ¼¹²ÆÄ
0033 C. *****
0034 C. ¢´ RESTART¡ÊPT1¡Ë²²²¿½¹¿²²¡¿¢°Ê²¼²²¹²Ä¹Ô²»²²²²¿²²DCBC-150²Ø¿Ê²à¡£
0035 C.
0036 . C. ¡ãPT1²ÆÄ, ³«»î¡ä
0037 +. DC 01-29 DHU_S/X_VC4_OFF
0038 + DC 06-C8 DR_PT1_REP_SEL
0039 BC (01 00)
0040 + DC 06-B3 DR_REP_START
0041 + DC 01-32 DHU_X_VC4_ON
0042 C. ¢¢[HK1_REP_PT_1/2] EQ PT1 (¼Ä¹Ô, ¡¼Ú)
0043 C. ¢¢[HK1_REP_STA/STP] EQ START (¼Ä¹Ô, ¡¼Ú)
0044 C. ¢¢[HK1_X_VC4_ON/OFF] EQ ON (¼Ä¹Ô, ¡¼Ú)
0045 C.
0046 . C. ¡ã¥¢¥ó¥Æ¥ÊÄÜÄØ¡ÊÄ•Ä²²óÊò¡Ë, ä²¹²ÆÄ, °Æ³«¡ä
0047 +. DC 06-B3 DR_REP_START
0048 + DC 01-32 DHU_X_VC4_ON
0049 C. ¢¢[HK1_REP_PT_1/2] EQ PT1 (¼Ä¹Ô, ¡¼Ú)
0050 C. ¢¢[HK1_REP_STA/STP] EQ START (¼Ä¹Ô, ¡¼Ú)
0051 C. ¢¢[HK1_X_VC4_ON/OFF] EQ ON (¼Ä¹Ô, ¡¼Ú)
0052 C.
0053 C.
0054 . C. PT1²ÆÄ, ²¬¼«Æ°Ää»ß²²²¿, ä¡¢°Ê²¼²²¹²Ä¹Ô²¹²Ê²¡£
0055 C. ¥¢¥ó¥Æ¥ÊÄÜÄØ²ÄÄ•Ä²²óÊò²¬¼á²²¼¹¿²²¹²»²²²²æ²²²²ÇÄÔ²Ä¡£
0056 C.
0057 . C. *****
0058 C. DR PT2 ÄÎ¼¹²ÆÄ
0059 C. *****
0060 C. ¢´ RESTART¡ÊPT2¡Ë²²²¿½¹¿²²¡¿¢°Ê²¼²²¹²Ä¹Ô²»²²²²¿²²DCBC-151²Ø¿Ê²à¡£
0061 C.
0062 . C. ¡ãPT2²ÆÄ, ³«»î¡ä
0063 +. DC 01-29 DHU_S/X_VC4_OFF
0064 + DC 06-C8 DR_PT2_REP_SEL
0065 BC (02 00)
0066 + DC 06-B3 DR_REP_START
0067 + DC 01-32 DHU_X_VC4_ON
0068 C. ¢¢[HK1_REP_PT_1/2] EQ PT2 (¼Ä¹Ô, ¡¼Ú)
0069 C. ¢¢[HK1_REP_STA/STP] EQ START (¼Ä¹Ô, ¡¼Ú)
0070 C. ¢¢[HK1_X_VC4_ON/OFF] EQ ON (¼Ä¹Ô, ¡¼Ú)
0071 C.
0072 . C. ¡ã¥¢¥ó¥Æ¥ÊÄÜÄØ¡ÊÄ•Ä²²óÊò¡Ë, ä²¹²ÆÄ, °Æ³«¡ä
0073 +. DC 06-B3 DR_REP_START
0074 + DC 01-32 DHU_X_VC4_ON
0075 C. ¢¢[HK1_REP_PT_1/2] EQ PT2 (¼Ä¹Ô, ¡¼Ú)
0076 C. ¢¢[HK1_REP_STA/STP] EQ START (¼Ä¹Ô, ¡¼Ú)
0077 C. ¢¢[HK1_X_VC4_ON/OFF] EQ ON (¼Ä¹Ô, ¡¼Ú)
0078 C.
0079 . C. *****
0080 C. DR²ÆÄ, Ää»ß¡¿XÄ÷¿®µ¡OFF
0081 C. *****
0082 C.
0083 . C. ¡ãDR²ÆÄ, Ää»ß¡ä
0084 +. DC 06-B4 DR_REP_STOP
0085 + DC 01-29 DHU_S/X_VC4_OFF
0086 C. ¢¢[HK1_REP_STA/STP] EQ STOP
0087 C. ¢¢[HK1_S_VC4_ON/OFF] EQ OFF
0088 C. ¢¢[HK1_X_VC4_ON/OFF] EQ OFF
0089 C.
0090 . C. ¡ãXÄ÷¿®µ¡OFF¡ä
0091 +. DC 03-85 TCIA_XMOD_OFF
0092 M. WAIT_SEC 1
0093 + DC 03-B5 TCIA_XPA_OFF
0094 C. ¢¢[HK1_XMOD_ON/OFF] EQ OFF
0095 C. ¢¢[HK1_XPA_ON/OFF] EQ OFF
```

```

0096 C.
0097 C.
0098 . C. ***** AOCs Commands (Tracking Curve Upload) *****
0099 C. Upload the Orbit Element and the Target Attitude
0100 C. RAM-ID:TARGET_ATT
0101 . S. RAM ram-150:TARGET_ATT
0102 ( )
0103 C.
0104 C.
0105 C. Set the dump memory area of TARGET_ATT
0106 +. DC 02-48 AOCU_DUMP_SET
0107 BC (07 00 00 00 18 00)
0108 C.
0109 C. <A_STS1>[MEMORY OPERATE SATUS] ADRS = 070000 [ ]
0110 C.
0111 C.
0112 C. Change the TLMFormatNo for the AOCs Dump Format
0113 +. DC 01-22 DHU_MODE_CHNG
0114 BC (04 0b f8)
0115 C.
0116 C. Wait for AOCSDUMP to end
0117 C.
0118 . C. Check the dump memory
0119 C.
0120 C. Result = OK [ ]
0121 C.
0122 +. DC 01-22 DHU_MODE_CHNG
0123 BC (02 0a f8)
0124 C.
0125 C. <A_***>[TLM STS] FMT = 2 [ ]
0126 C.
0127 +. DC 02-8E AOCU_ORB_UPD
0128 C.
0129 . C. ***** AOCs Commands (Orbital Element Update) *****
0130 C. Update the orbital element
0131 +. DC 02-50 AOCU_ORB_PRPGT_START
0132 BC (16)
0133 +. DC 02-8E AOCU_ORB_UPD
0134 C.
0135 C. <A_ORB>[ORBIT] EPC = 1346429.2 +- 1.0 (s) [ ]
0136 C.
0137 C.
0138 . C. Load OBSTBL, dump OBSTBL, enable EIS mode changes
0139 +. DC 07-FC EIS_MODE_CHG_ENA
0140 BC (20)
0141 . C. Verify EIS_MODE_CHG_FLG is ENA
0142 +. DC 07-FC EIS_MODE_MANU
0143 BC (21 02)
0144 . C. Verify EIS in MANUAL mode
0145 . C. Estimated OBSTBL upload time is 24s
0146 C. *****
0147 C. EIS START OBSTBL LOAD
0148 C. *****
0149 . S. RAM ram-820:EIS_OBSTBL
0150 ( )
0151 +. DC 07-FC EIS_DUMP_OBSTBL
0152 BC (07 07 07 00 00 70 00)
0153 C.
0154 C. Execute, after the success of OBSTBL upload.
0155 C. Set EIS TI-commands
0156 +. TI 2015-10-27 10:29:50.0
0157 DC 07-FC EIS_MODE_CHG_ENA
0158 BC (20)
0159 . C. [ ] [HK1_TI_CMD_NUM] EQ 1 COUNTUP
0160 C. *****
0161 C. EIS END OBSTBL LOAD
0162 C. *****
0163 C.
0164 . C. ***** MDP '0ÃÎï»0%ÝðËÄð¹ëDCBC•x²è *****
0165 C. (%ã°ï¥0¥Ã¥Ë¥ð¥Ë¥ã¥ç¥èðË½¼¼Ã»Û¹¼é)
0166 . S. DC-BC dcbc-402:DCBC
0167 (MDP_known_event)
0168 C.
0169 C.
0170 . C. ***** ¥Ð¥¹•ï Daily±¿ÎñðË´ð¹ëDCBC•x²è *****
0171 . S. DC-BC dcbc-153:DCBC
0172 (SPECIAL-CMD_DAILY_OPERATIN_DCB)
0173 C.
0174 C.
0175 . C. ¡ãLOS¥Á¥S¥Ã¥´¼Ã»Û¡ã
0176 C.
0177 . C. ***** LOS *****
0178 C.

```

(a) Spacecraft Operation Procedure (real-commands)

```
main-456 2015-10-27 12:27:44 174 33 SOLAR-B MAIN //
0001 C.
0002 . C. ***** AOS *****
0003 C.
0004 . C. iãAOS¥Á¥S¥Ã¥¼Å»Üjã
0005 C.
0006 C. ¥À¥Bj¼¥³¥D¥Ó¥ÉÁ÷¿®
0007 +. DC 00-00 NULL_DUMMY_CMD
0008 C.
0009 . C. ***** AOCs : Reload orbital element (send every contact) *****
0010 C. Āi;Ē□¿□A□•μ°£»İ×AÇ□İ¥Ç¥A¥×¥i;¼¥ĒjĒĒē½μ•īĒjĒ□Ē°Ç□□•□¿¼i¹Ç□İjÇÀ®, ū□¹□ē□□□ÇÁ÷¿®□•□Ē□□□³□Ēj£
0011 +. DC 02-8E AOCU_ORB_UPD
0012 C.
0013 C.
0014 C.
0015 C. ***** XRT START *****
0016 C.
0017 +. DC 07-F0 MDP_XRT_CTRL_MANU
0018 BC (c1)
0019 + DC 07-F0 MDP_XRT_MODE_STBY
0020 BC (c3)
0021 . C. ----- Success Verify ? OK / NG____
0022 C.
0023 C. XRT Obs. Table Upload
0024 . S. RAM ram-291:MDP_OBS_X
0025 ( )
0026 C.
0027 +. DC 07-F0 MDP_DUMP_XRTTBL
0028 BC (84 07 00 00 00 3a d4)
0029 . C. ----- Comparison Check ? OK / ERR ____
0030 C.
0031 C.
0032 +. DC 07-F0 MDP_XRT_ROI_SET
0033 BC (cd 01 b1 b1 04 04)
0034 + DC 07-F0 MDP_XRT_ROI_SET
0035 BC (cd 02 b1 b1 08 08)
0036 + DC 07-F0 MDP_XRT_ROI_SET
0037 BC (cd 03 b1 b1 08 08)
0038 + DC 07-F0 MDP_XRT_ROI_SET
0039 BC (cd 04 b1 b1 06 06)
0040 + DC 07-F0 MDP_XRT_ROI_SET
0041 BC (cd 05 85 83 06 06)
0042 + DC 07-F0 MDP_XRT_ROI_SET
0043 BC (cd 06 80 80 20 20)
0044 + DC 07-F0 MDP_XRT_ROI_SET
0045 BC (cd 07 80 80 20 08)
0046 + DC 07-F0 MDP_XRT_ROI_SET
0047 BC (cd 08 80 80 08 20)
0048 + DC 07-F0 MDP_XRT_ROI_SET
0049 BC (cd 09 c0 c0 10 10)
0050 + DC 07-F0 MDP_XRT_ROI_SET
0051 BC (cd 0a 40 c0 10 10)
0052 + DC 07-F0 MDP_XRT_ROI_SET
0053 BC (cd 0b 40 40 10 10)
0054 + DC 07-F0 MDP_XRT_ROI_SET
0055 BC (cd 0c c0 40 10 10)
0056 + DC 07-F0 MDP_XRT_ROI_SET
0057 BC (cd 0d 85 83 06 06)
0058 + DC 07-F0 MDP_XRT_ROI_SET
0059 BC (cd 0e 85 83 02 02)
0060 + DC 07-F0 MDP_XRT_ROI_SET
0061 BC (cd 0f 80 80 06 06)
0062 + DC 07-F0 MDP_XRT_ROI_SET
0063 BC (cd 10 80 80 08 08)
0064 + DC 07-F0 MDP_XRT_FLD_DIS
0065 BC (d9)
0066 + DC 07-F0 MDP_XRT_FLRCTRL_DIS
0067 BC (c9)
0068 + DC 07-F0 MDP_XRT_ARS_DIS
0069 BC (d5)
0070 +. DC 07-F0 MDP_XRT_QT_PROG_SET
0071 BC (c4 02)
0072 . C. ----- Success Verify ? OK / NG ____
0073 C.
0074 C.
0075 . C. All OK? Yes--> Please Proceed. / No --> Stop here.
0076 C.
0077 +. DC 07-F0 MDP_XRT_MODE_OBSV
0078 BC (c2)
0079 +. TI 2015-10-27 10:29:02.0
0080 DC 07-F0 MDP_XRT_MODE_OBSV
0081 BC (c2)
0082 . C. ----- Success Verify ? OK / NG ____
0083 C.
0084 C. ***** XRT END *****
0085 C. *****
0086 C. SOT table upload
0087 C. *****
0088 . C. < Stop FG table >
0089 +. DC 07-F0 MDP_FG_CTRL_MANU
0090 BC (51)
0091 . C. -----
0092 C. MDP_FG_CTRL_MODE = MANU [ ]
0093 C. -----
0094 C.
0095 . C. <Upload FG Observation Table>
```

```

0096 . S. RAM ram-261:MDP_OBS_F
0097 ( )
0098 C.
0099 . C. < Dump RAMID=MDP_OBS_F >
0100 +. DC 07-F0 MDP_DUMP_FGTBL
0101 BC (82 07 00 00 00 38 b8)
0102 C. -----
0103 C. MDP_OBS_F verify = OK/NG [ ]
0104 C. -----
0105 C.
0106 . C. < Stop SP table >
0107 +. DC 07-F0 MDP_SP_CTRL_MANU
0108 BC (61)
0109 C. -----
0110 C. MDP_SP_CTRL_MODE = MANU [ ]
0111 C. -----
0112 C.
0113 . C. <Upload SP Observation Table>
0114 . S. RAM ram-288:MDP_OBS_S
0115 ( )
0116 C.
0117 . C. < Dump RAMID=MDP_OBS_S >
0118 +. DC 07-F0 MDP_DUMP_SPTBL
0119 BC (83 07 00 00 00 38 b8)
0120 C. -----
0121 C. MDP_OBS_S verify = OK/NG [ ]
0122 C. -----
0123 C.
0124 . C. < Upload DPL table >
0125 C.
0126 C. ¥¢¥Ã¥×¥¡¡¼¥É°ÎÁ°¤ESTS_CHK¤ðOFF¤Ë¤¹¤ë
0127 C.
0128 . S. RAM ram-271:MDP_DPL
0129 ( )
0130 C.
0131 . C. < Dump RAMID=MDP_DPL >
0132 +. DC 07-F0 MDP_DUMP_FGTBL
0133 BC (82 07 00 38 b8 00 40)
0134 C. -----
0135 C. MDP_DPL verify = OK [ ]
0136 C. -----
0137 C.
0138 C. STS_CHK¤ðON¤Ë¤¹¤ë
0139 C.
0140 . C. < Update MDP DSC PAR1 >
0141 +. DC 07-F0 MDP_DSC_PAR1_UPDATE
0142 BC (4c)
0143 C. MDP_CMD_CODE = F04C0700 [ ]
0144 C. MDP_CMD_CNT (count-up 1) [ ]
0145 C. -----
0146 C.
0147 . C.
0148 C. *****
0149 C. SOT TI command set
0150 C. *****
0151 C. Execute, after the success of TBL upload.
0152 +. TI 2015-10-27 10:29:18.0
0153 DC 07-F0 MDP_SOT_MODE_OBSV
0154 BC (40)
0155 C. -----
0156 C. HK1_TI_CMD_NUM = 1 CNTUP [ ]
0157 C. -----
0158 C.
0159 C.
0160 . C. ***** MDP ´0ÃÎ¤Î»0%Y¤ËÂ¤¤¹¤ëDCBC•×²è *****
0161 C. (%â°î¥0¥Ã¥Ë¥P¥Ë¥â¥¢¥ë¤Ë½¼¤¤¼Ã»Ü¤¹¤ë)
0162 . S. DC-BC dcbc-402:DCBC
0163 (MDP_known_event)
0164 C.
0165 C.
0166 . C. ***** ¥0¥¹•Î Daily±¿ÎÑ¤Ë´0¤¹¤ëDCBC•×²è *****
0167 . S. DC-BC dcbc-153:DCBC
0168 (SPECIAL-CMD_DAILY_OPERATIN_DCB)
0169 C.
0170 C.
0171 . C. ¡ãLOS¥Ã¥S¥Ã¥¬¼Ã»Ü¡ä
0172 C.
0173 . C. ***** LOS *****
0174 C.

```

Oct 27, 15 12:27

XRT_OGLIST_0485.chk

Page 1/5

*** OP Sequence for XRT ***

2015/10/27	10:40:00.0	AOCS_ORe-point_Start_1_OG [0x097]	
		AOCU_NM	5 02-76 02 00 00 00 00
2015/10/27	13:00:00.0	AOCS_ORe-point_Start_2_OG [0x098]	
		AOCU_NM	5 02-76 04 00 00 00 00
2015/10/27	19:00:00.0	AOCS_ORe-point_Start_3_OG [0x099]	
		AOCU_NM	5 02-76 03 00 00 00 00
2015/10/28	00:30:00.0	AOCS_ORe-point_Start_4_OG [0x09a]	
		AOCU_NM	5 02-76 00 ea a8 b0 00
2015/10/28	02:30:00.0	AOCS_ORe-point_Start_1_OG [0x097]	
		AOCU_NM	5 02-76 02 00 00 00 00
2015/10/28	05:48:00.5	AOCS_ORe-point_Start_5_OG [0x09b]	
		AOCU_NM	5 02-76 00 00 00 00 00
2015/10/28	05:58:00.0	AOCS_ORe-point_Start_1_OG [0x097]	
		AOCU_NM	5 02-76 02 00 00 00 00
2015/10/28	07:00:00.0	XRT_TCIB_XRT_S_HTR_A_DIS_417_OG [0x1a1]	
		TCIB_XRT_S_HTR_A_DIS	0 04-C0
2015/10/28	10:00:00.0	AOCS_ORe-point_Start_6_OG [0x09c]	
		AOCU_NM	5 02-76 00 ad dc 01 68
2015/10/28	12:59:54.0	XRT_CTRL_MANU_402_OG [0x192]	
		MDP_XRT_CTRL_MANU	1 07-F0 c1
2015/10/28	12:59:56.0	XRT_CTRL_MANU_402_OG [0x192]	
		MDP_XRT_CTRL_MANU	1 07-F0 c1
2015/10/28	12:59:58.0	XRT_FOCUS_POSITION_420_OG [0x1a4]	
		XRT_FOCUS_POSITION	4 07-F8 22 ff aa 00
2015/10/28	13:00:00.0	AOCS_ORe-point_Start_7_OG [0x09d]	
		AOCU_NM	5 02-76 00 2e f9 2e f9
2015/10/28	13:00:18.0	XRT_FLD_DIS_422_OG [0x1a6]	
		MDP_XRT_FLD_DIS	1 07-F0 d9
2015/10/28	13:00:20.0	XRT_FLRCTRL_DIS_428_OG [0x1ac]	
		MDP_XRT_FLRCTRL_DIS	1 07-F0 c9
2015/10/28	13:02:56.0	XRT_ARS_DIS_435_OG [0x1b3]	
		MDP_XRT_ARS_DIS	1 07-F0 d5
2015/10/28	13:02:58.0	XRT_QT_PROG_SET_414_OG [0x19e]	
		MDP_XRT_QT_PROG_SET	2 07-F0 c4 10
2015/10/28	13:03:00.0	XRT_CTRL_AUTO_424_OG [0x1a8]	
		MDP_XRT_CTRL_AUTO	1 07-F0 c0
2015/10/28	13:09:54.0	XRT_CTRL_MANU_402_OG [0x192]	
		MDP_XRT_CTRL_MANU	1 07-F0 c1
2015/10/28	13:09:56.0	XRT_CTRL_MANU_402_OG [0x192]	
		MDP_XRT_CTRL_MANU	1 07-F0 c1
2015/10/28	13:09:58.0	XRT_FOCUS_POSITION_420_OG [0x1a4]	
		XRT_FOCUS_POSITION	4 07-F8 22 ff aa 00
2015/10/28	13:10:00.0	AOCS_ORe-point_Start_8_OG [0x09e]	
		AOCU_NM	5 02-76 00 2e f9 d1 07
2015/10/28	13:10:18.0	XRT_FLD_DIS_422_OG [0x1a6]	
		MDP_XRT_FLD_DIS	1 07-F0 d9
2015/10/28	13:10:20.0	XRT_FLRCTRL_DIS_428_OG [0x1ac]	
		MDP_XRT_FLRCTRL_DIS	1 07-F0 c9
2015/10/28	13:12:56.0	XRT_ARS_DIS_435_OG [0x1b3]	
		MDP_XRT_ARS_DIS	1 07-F0 d5
2015/10/28	13:12:58.0	XRT_QT_PROG_SET_432_OG [0x1b0]	
		MDP_XRT_QT_PROG_SET	2 07-F0 c4 06
2015/10/28	13:13:00.0	XRT_CTRL_AUTO_424_OG [0x1a8]	
		MDP_XRT_CTRL_AUTO	1 07-F0 c0
2015/10/28	13:19:54.0	XRT_CTRL_MANU_402_OG [0x192]	
		MDP_XRT_CTRL_MANU	1 07-F0 c1
2015/10/28	13:19:56.0	XRT_CTRL_MANU_402_OG [0x192]	
		MDP_XRT_CTRL_MANU	1 07-F0 c1
2015/10/28	13:19:58.0	XRT_FOCUS_POSITION_420_OG [0x1a4]	
		XRT_FOCUS_POSITION	4 07-F8 22 ff aa 00
2015/10/28	13:20:00.0	AOCS_ORe-point_Start_9_OG [0x09f]	
		AOCU_NM	5 02-76 00 d1 07 d1 07
2015/10/28	13:20:18.0	XRT_FLD_DIS_422_OG [0x1a6]	
		MDP_XRT_FLD_DIS	1 07-F0 d9
2015/10/28	13:20:20.0	XRT_FLRCTRL_DIS_428_OG [0x1ac]	
		MDP_XRT_FLRCTRL_DIS	1 07-F0 c9
2015/10/28	13:22:56.0	XRT_ARS_DIS_435_OG [0x1b3]	
		MDP_XRT_ARS_DIS	1 07-F0 d5
2015/10/28	13:22:58.0	XRT_QT_PROG_SET_407_OG [0x197]	
		MDP_XRT_QT_PROG_SET	2 07-F0 c4 09
2015/10/28	13:23:00.0	XRT_CTRL_AUTO_424_OG [0x1a8]	
		MDP_XRT_CTRL_AUTO	1 07-F0 c0
2015/10/28	13:29:54.0	XRT_CTRL_MANU_402_OG [0x192]	
		MDP_XRT_CTRL_MANU	1 07-F0 c1
2015/10/28	13:29:56.0	XRT_CTRL_MANU_402_OG [0x192]	
		MDP_XRT_CTRL_MANU	1 07-F0 c1
2015/10/28	13:29:58.0	XRT_FOCUS_POSITION_420_OG [0x1a4]	
		XRT_FOCUS_POSITION	4 07-F8 22 ff aa 00
2015/10/28	13:30:00.0	AOCS_ORe-point_Start_10_OG [0x0a0]	
		AOCU_NM	5 02-76 00 d1 07 2e f9
2015/10/28	13:30:18.0	XRT_FLD_DIS_422_OG [0x1a6]	
		MDP_XRT_FLD_DIS	1 07-F0 d9
2015/10/28	13:30:20.0	XRT_FLRCTRL_DIS_428_OG [0x1ac]	
		MDP_XRT_FLRCTRL_DIS	1 07-F0 c9
2015/10/28	13:32:56.0	XRT_ARS_DIS_435_OG [0x1b3]	
		MDP_XRT_ARS_DIS	1 07-F0 d5
2015/10/28	13:32:58.0	XRT_QT_PROG_SET_444_OG [0x1bc]	
		MDP_XRT_QT_PROG_SET	2 07-F0 c4 11
2015/10/28	13:33:00.0	XRT_CTRL_AUTO_424_OG [0x1a8]	
		MDP_XRT_CTRL_AUTO	1 07-F0 c0
2015/10/28	13:39:54.0	XRT_CTRL_MANU_402_OG [0x192]	

Tuesday October 27, 2015

1/5

Oct 27, 15 12:27

XRT_OGLIST_0485.chk

Page 2/5

2015/10/28	13:39:56.0	XRT_CTRL_MANU_402_OG [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	13:39:58.0	XRT_FOCUS_POSITION_403_OG [0x193]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	13:40:00.0	AOCs_Or-e-point_Start_5_OG [0x09b]	XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00
2015/10/28	13:40:18.0	XRT_FLD_DIS_406_OG [0x196]	AOCU_NM	5	02-76	00 00 00 00 00
2015/10/28	13:42:54.0	XRT_FLRCTRL_DIS_405_OG [0x195]	MDP_XRT_FLD_DIS	1	07-F0	d9
2015/10/28	13:42:56.0	XRT_ARS_DIS_423_OG [0x1a7]	MDP_XRT_FLRCTRL_DIS	1	07-F0	c9
2015/10/28	13:42:58.0	XRT_QT_PROG_SET_442_OG [0x1ba]	MDP_XRT_ARS_DIS	1	07-F0	d5
2015/10/28	13:43:00.0	XRT_CTRL_AUTO_408_OG [0x198]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 02
2015/10/28	13:49:54.0	XRT_CTRL_MANU_402_OG [0x192]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2015/10/28	13:49:56.0	XRT_CTRL_MANU_402_OG [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	13:49:58.0	XRT_FOCUS_RECALIBRATE_445_OG [0x1bd]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	13:50:00.0	AOCs_Or-e-point_Start_2_OG [0x098]	XRT_FOCUS_RECAL	2	07-F8	78 00
2015/10/28	13:53:58.0	XRT_FOCUS_POSITION_410_OG [0x19a]	AOCU_NM	5	02-76	04 00 00 00 00
2015/10/28	13:54:18.0	XRT_FLD_ENA_411_OG [0x19b]	XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00
2015/10/28	13:54:20.0	XRT_FLRCTRL_ENA_412_OG [0x19c]	MDP_XRT_FLD_ENA	1	07-F0	d8
2015/10/28	13:54:22.0	XRT_AEC_RESET_448_OG [0x1c0]	MDP_XRT_FLRCTRL_ENA	1	07-F0	c8
2015/10/28	13:54:24.0	XRT_ARS_DIS_423_OG [0x1a7]	MDP_XRT_AEC_RESET	1	07-F0	d0
2015/10/28	13:54:26.0	XRT_FLD_RESET_437_OG [0x1b5]	MDP_XRT_ARS_DIS	1	07-F0	d5
2015/10/28	13:54:28.0	XRT_QT_PROG_SET_401_OG [0x191]	MDP_XRT_FLD_RESET	1	07-F0	da
2015/10/28	13:54:30.0	XRT_FL_PROG_SET_436_OG [0x1b4]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 01
2015/10/28	13:54:32.0	XRT_CTRL_AUTO_408_OG [0x198]	MDP_XRT_FL_PROG_SET	2	07-F0	c5 07
2015/10/28	15:01:00.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2015/10/28	15:01:02.0	XRT_CTRL_MANU_402_OG [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	15:01:04.0	XRT_FLD_RESET_415_OG [0x19f]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	15:01:06.0	XRT_PREFLR_STRT_425_OG [0x1a9]	MDP_XRT_FLD_RESET	1	07-F0	da
2015/10/28	15:04:14.0	XRT_PREFLR_STOP_419_OG [0x1a3]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2015/10/28	15:14:00.0	XRT_Custom_430_OG [0x1ae]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2015/10/28	15:15:00.0	XRT_CTRL_AUTO_424_OG [0x1a8]	XRT_Custom_430_OG [0x1ae]			
2015/10/28	16:36:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2015/10/28	16:36:32.0	XRT_CTRL_MANU_402_OG [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	16:36:34.0	XRT_FLD_RESET_415_OG [0x19f]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	16:36:36.0	XRT_PREFLR_STRT_425_OG [0x1a9]	MDP_XRT_FLD_RESET	1	07-F0	da
2015/10/28	16:39:44.0	XRT_PREFLR_STOP_419_OG [0x1a3]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2015/10/28	17:00:00.0	XRT_Custom_430_OG [0x1ae]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2015/10/28	17:01:00.0	XRT_CTRL_AUTO_424_OG [0x1a8]	XRT_Custom_430_OG [0x1ae]			
2015/10/28	18:13:30.0	XRT_CTRL_MANU_400_OG [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2015/10/28	18:13:32.0	XRT_CTRL_MANU_402_OG [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	18:13:34.0	XRT_FLD_RESET_415_OG [0x19f]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	18:13:36.0	XRT_PREFLR_STRT_425_OG [0x1a9]	MDP_XRT_FLD_RESET	1	07-F0	da
2015/10/28	18:16:44.0	XRT_PREFLR_STOP_419_OG [0x1a3]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2015/10/28	18:37:00.0	XRT_Custom_430_OG [0x1ae]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2015/10/28	18:38:00.0	XRT_CTRL_AUTO_424_OG [0x1a8]	XRT_Custom_430_OG [0x1ae]			
2015/10/28	18:59:54.0	XRT_CTRL_MANU_402_OG [0x192]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2015/10/28	18:59:56.0	XRT_CTRL_MANU_402_OG [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	18:59:58.0	XRT_FOCUS_POSITION_410_OG [0x19a]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	19:00:00.0	AOCs_Or-e-point_Start_1_OG [0x097]	XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00
2015/10/28	19:00:18.0	XRT_FLD_ENA_411_OG [0x19b]	AOCU_NM	5	02-76	02 00 00 00 00
2015/10/28	19:00:20.0	XRT_FLRCTRL_ENA_412_OG [0x19c]	MDP_XRT_FLD_ENA	1	07-F0	d8

Oct 27, 15 12:27

XRT_OGLIST_0485.chk

Page 3/5

2015/10/28	19:00:22.0	XRT_AEC_RESET_448_0G [0x1c0]	MDP_XRT_FLRCTRL_ENA	1	07-F0	c8
2015/10/28	19:00:24.0	XRT_ARS_DIS_423_0G [0x1a7]	MDP_XRT_AEC_RESET	1	07-F0	d0
2015/10/28	19:00:26.0	XRT_FLD_RESET_433_0G [0x1b1]	MDP_XRT_ARS_DIS	1	07-F0	d5
2015/10/28	19:02:56.0	XRT_QT_PROG_SET_434_0G [0x1b2]	MDP_XRT_FLD_RESET	1	07-F0	da
2015/10/28	19:02:58.0	XRT_FL_PROG_SET_436_0G [0x1b4]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 0d
2015/10/28	19:03:00.0	XRT_CTRL_AUTO_408_0G [0x198]	MDP_XRT_FL_PROG_SET	2	07-F0	c5 07
2015/10/28	19:50:30.0	XRT_CTRL_MANU_400_0G [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2015/10/28	19:50:32.0	XRT_CTRL_MANU_402_0G [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	19:50:34.0	XRT_FLD_RESET_415_0G [0x19f]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	19:50:36.0	XRT_PREFLR_STRT_425_0G [0x1a9]	MDP_XRT_FLD_RESET	1	07-F0	da
2015/10/28	19:53:44.0	XRT_PREFLR_STOP_419_0G [0x1a3]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2015/10/28	20:14:00.0	XRT_Custom_430_0G [0x1ae]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2015/10/28	20:15:00.0	XRT_CTRL_AUTO_424_0G [0x1a8]				
2015/10/28	20:29:54.0	XRT_CTRL_MANU_402_0G [0x192]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2015/10/28	20:29:56.0	XRT_CTRL_MANU_402_0G [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	20:29:58.0	XRT_FOCUS_POSITION_410_0G [0x19a]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	20:30:00.0	AOCs_0re-point_Start_11_0G [0x0a1]	XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00
2015/10/28	20:30:18.0	XRT_FLD_ENA_411_0G [0x19b]	AOCU_NM	5	02-76	00 f7 8e ad b3
2015/10/28	20:30:20.0	XRT_FLRCTRL_ENA_412_0G [0x19c]	MDP_XRT_FLD_ENA	1	07-F0	d8
2015/10/28	20:30:22.0	XRT_AEC_RESET_448_0G [0x1c0]	MDP_XRT_FLRCTRL_ENA	1	07-F0	c8
2015/10/28	20:30:24.0	XRT_ARS_DIS_423_0G [0x1a7]	MDP_XRT_AEC_RESET	1	07-F0	d0
2015/10/28	20:30:26.0	XRT_FLD_RESET_433_0G [0x1b1]	MDP_XRT_ARS_DIS	1	07-F0	d5
2015/10/28	20:32:56.0	XRT_QT_PROG_SET_434_0G [0x1b2]	MDP_XRT_FLD_RESET	1	07-F0	da
2015/10/28	20:32:58.0	XRT_FL_PROG_SET_436_0G [0x1b4]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 0d
2015/10/28	20:33:00.0	XRT_CTRL_AUTO_408_0G [0x198]	MDP_XRT_FL_PROG_SET	2	07-F0	c5 07
2015/10/28	21:28:00.0	XRT_CTRL_MANU_400_0G [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2015/10/28	21:28:02.0	XRT_CTRL_MANU_402_0G [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	21:28:04.0	XRT_FLD_RESET_415_0G [0x19f]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	21:28:06.0	XRT_PREFLR_STRT_425_0G [0x1a9]	MDP_XRT_FLD_RESET	1	07-F0	da
2015/10/28	21:31:14.0	XRT_PREFLR_STOP_419_0G [0x1a3]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2015/10/28	21:50:30.0	XRT_Custom_430_0G [0x1ae]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2015/10/28	21:51:30.0	XRT_CTRL_AUTO_424_0G [0x1a8]				
2015/10/28	23:05:00.0	XRT_CTRL_MANU_400_0G [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2015/10/28	23:05:02.0	XRT_CTRL_MANU_402_0G [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	23:05:04.0	XRT_FLD_RESET_415_0G [0x19f]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/28	23:05:06.0	XRT_PREFLR_STRT_425_0G [0x1a9]	MDP_XRT_FLD_RESET	1	07-F0	da
2015/10/28	23:08:14.0	XRT_PREFLR_STOP_419_0G [0x1a3]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2015/10/28	23:23:00.0	XRT_Custom_430_0G [0x1ae]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2015/10/28	23:24:00.0	XRT_CTRL_AUTO_424_0G [0x1a8]				
2015/10/29	00:42:00.0	XRT_CTRL_MANU_400_0G [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2015/10/29	00:42:02.0	XRT_CTRL_MANU_402_0G [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/29	00:42:04.0	XRT_FLD_RESET_415_0G [0x19f]	MDP_XRT_CTRL_MANU	1	07-F0	c1
2015/10/29	00:42:06.0	XRT_PREFLR_STRT_425_0G [0x1a9]	MDP_XRT_FLD_RESET	1	07-F0	da
2015/10/29	00:45:14.0	XRT_PREFLR_STOP_419_0G [0x1a3]	MDP_XRT_PREFLR_STRT	1	07-F0	e8
2015/10/29	00:49:00.0	XRT_Custom_430_0G [0x1ae]	MDP_XRT_PREFLR_STOP	1	07-F0	e9
2015/10/29	00:50:00.0	XRT_CTRL_AUTO_424_0G [0x1a8]				
2015/10/29	02:05:00.0	XRT_CTRL_MANU_400_0G [0x190]	MDP_XRT_CTRL_AUTO	1	07-F0	c0
2015/10/29	02:05:02.0	XRT_CTRL_MANU_402_0G [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1
			MDP_XRT_CTRL_MANU	1	07-F0	c1

Oct 27, 15 12:27

XRT_OGLIST_0485.chk

Page 4/5

2015/10/29	02:05:04.0	XRT_FLD_RESET_415_0G [0x19f]	MDP_XRT_FLD_RESET	1	07-F0	da	
2015/10/29	02:05:06.0	XRT_PREFLR_STRT_425_0G [0x1a9]	MDP_XRT_PREFLR_STRT	1	07-F0	e8	
2015/10/29	02:08:14.0	XRT_PREFLR_STOP_419_0G [0x1a3]	MDP_XRT_PREFLR_STOP	1	07-F0	e9	
2015/10/29	02:25:00.0	XRT_Custom_430_0G [0x1ae]					
2015/10/29	02:26:00.0	XRT_CTRL_AUTO_424_0G [0x1a8]	MDP_XRT_CTRL_AUTO	1	07-F0	c0	
2015/10/29	03:36:00.0	XRT_CTRL_MANU_400_0G [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2015/10/29	03:36:02.0	XRT_CTRL_MANU_402_0G [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2015/10/29	03:36:04.0	XRT_FLD_RESET_415_0G [0x19f]	MDP_XRT_FLD_RESET	1	07-F0	da	
2015/10/29	03:36:06.0	XRT_PREFLR_STRT_425_0G [0x1a9]	MDP_XRT_PREFLR_STRT	1	07-F0	e8	
2015/10/29	03:39:14.0	XRT_PREFLR_STOP_419_0G [0x1a3]	MDP_XRT_PREFLR_STOP	1	07-F0	e9	
2015/10/29	04:02:00.0	XRT_Custom_430_0G [0x1ae]					
2015/10/29	04:03:00.0	XRT_CTRL_AUTO_424_0G [0x1a8]	MDP_XRT_CTRL_AUTO	1	07-F0	c0	
2015/10/29	05:12:00.0	XRT_CTRL_MANU_400_0G [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2015/10/29	05:12:02.0	XRT_CTRL_MANU_402_0G [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2015/10/29	05:12:04.0	XRT_FLD_RESET_415_0G [0x19f]	MDP_XRT_FLD_RESET	1	07-F0	da	
2015/10/29	05:12:06.0	XRT_PREFLR_STRT_425_0G [0x1a9]	MDP_XRT_PREFLR_STRT	1	07-F0	e8	
2015/10/29	05:15:14.0	XRT_PREFLR_STOP_419_0G [0x1a3]	MDP_XRT_PREFLR_STOP	1	07-F0	e9	
2015/10/29	05:39:30.0	XRT_Custom_430_0G [0x1ae]					
2015/10/29	05:40:30.0	XRT_CTRL_AUTO_424_0G [0x1a8]	MDP_XRT_CTRL_AUTO	1	07-F0	c0	
2015/10/29	05:59:54.0	XRT_CTRL_MANU_402_0G [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2015/10/29	05:59:56.0	XRT_CTRL_MANU_402_0G [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2015/10/29	05:59:58.0	XRT_FOCUS_POSITION_403_0G [0x193]	XRT_FOCUS_POSITION	4	07-F8	22 ff aa 00	
2015/10/29	06:00:00.0	AOCs_ORe-point_Start_5_0G [0x09b]	AOCU_NM	5	02-76	00 00 00 00 00	
2015/10/29	06:00:18.0	XRT_FLD_DIS_406_0G [0x196]	MDP_XRT_FLD_DIS	1	07-F0	d9	
2015/10/29	06:02:54.0	XRT_FLRCTRL_DIS_405_0G [0x195]	MDP_XRT_FLRCTRL_DIS	1	07-F0	c9	
2015/10/29	06:02:56.0	XRT_ARS_DIS_423_0G [0x1a7]	MDP_XRT_ARS_DIS	1	07-F0	d5	
2015/10/29	06:02:58.0	XRT_QT_PROG_SET_421_0G [0x1a5]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 05	
2015/10/29	06:03:00.0	XRT_CTRL_AUTO_408_0G [0x198]	MDP_XRT_CTRL_AUTO	1	07-F0	c0	
2015/10/29	06:09:54.0	XRT_CTRL_MANU_402_0G [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2015/10/29	06:09:56.0	XRT_CTRL_MANU_402_0G [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2015/10/29	06:09:58.0	XRT_ROI_A_429_0G [0x1ad]	MDP_XRT_ROI_SET	6	07-F0	cd 05 85 83 06 06	
			MDP_XRT_ROI_SET	6	07-F0	cd 06 85 83 08 08	
			MDP_XRT_ROI_SET	6	07-F0	cd 0d 85 83 06 06	
			MDP_XRT_ROI_SET	6	07-F0	cd 0f 80 80 06 06	
			MDP_XRT_ROI_SET	6	07-F0	cd 10 80 80 08 08	
2015/10/29	06:10:00.0	AOCs_ORe-point_Start_11_0G [0x0a1]	AOCU_NM	5	02-76	00 f7 8e ad b3	
2015/10/29	06:10:03.0	XRT_FOCUS_POSITION_410_0G [0x19a]	XRT_FOCUS_POSITION	4	07-F8	22 fe 97 00	
2015/10/29	06:10:23.0	XRT_FLD_ENA_411_0G [0x19b]	MDP_XRT_FLD_ENA	1	07-F0	d8	
2015/10/29	06:10:25.0	XRT_FLRCTRL_ENA_412_0G [0x19c]	MDP_XRT_FLRCTRL_ENA	1	07-F0	c8	
2015/10/29	06:10:27.0	XRT_AEC_RESET_448_0G [0x1c0]	MDP_XRT_AEC_RESET	1	07-F0	d0	
2015/10/29	06:10:29.0	XRT_ARS_DIS_423_0G [0x1a7]	MDP_XRT_ARS_DIS	1	07-F0	d5	
2015/10/29	06:10:31.0	XRT_FLD_RESET_409_0G [0x199]	MDP_XRT_FLD_RESET	1	07-F0	da	
2015/10/29	06:12:56.0	XRT_QT_PROG_SET_413_0G [0x19d]	MDP_XRT_QT_PROG_SET	2	07-F0	c4 0c	
2015/10/29	06:12:58.0	XRT_FL_PROG_SET_436_0G [0x1b4]	MDP_XRT_FL_PROG_SET	2	07-F0	c5 07	
2015/10/29	06:13:00.0	XRT_CTRL_AUTO_408_0G [0x198]	MDP_XRT_CTRL_AUTO	1	07-F0	c0	
2015/10/29	06:52:30.0	XRT_CTRL_MANU_400_0G [0x190]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2015/10/29	06:52:32.0	XRT_CTRL_MANU_402_0G [0x192]	MDP_XRT_CTRL_MANU	1	07-F0	c1	
2015/10/29	06:52:34.0	XRT_FLD_RESET_415_0G [0x19f]	MDP_XRT_FLD_RESET	1	07-F0	da	
2015/10/29	06:52:36.0	XRT_PREFLR_STRT_425_0G [0x1a9]	MDP_XRT_PREFLR_STRT	1	07-F0	e8	
2015/10/29	06:55:44.0	XRT_PREFLR_STOP_419_0G [0x1a3]	MDP_XRT_PREFLR_STOP	1	07-F0	e9	

Oct 27, 15 12:27

XRT_OGLIST_0485.chk

Page 5/5

2015/10/29	07:16:30.0	XRT_Custom_430_OG [0x1ae]		
2015/10/29	07:17:30.0	XRT_CTRL_AUTO_424_OG [0x1a8]		
		MDP_XRT_CTRL_AUTO	1	07-F0 c0
2015/10/29	08:32:00.0	XRT_CTRL_MANU_400_OG [0x190]		
		MDP_XRT_CTRL_MANU	1	07-F0 c1
2015/10/29	08:32:02.0	XRT_CTRL_MANU_402_OG [0x192]		
		MDP_XRT_CTRL_MANU	1	07-F0 c1
2015/10/29	08:32:04.0	XRT_FLD_RESET_415_OG [0x19f]		
		MDP_XRT_FLD_RESET	1	07-F0 da
2015/10/29	08:32:06.0	XRT_PREFLR_STRT_425_OG [0x1a9]		
		MDP_XRT_PREFLR_STRT	1	07-F0 e8
2015/10/29	08:35:14.0	XRT_PREFLR_STOP_419_OG [0x1a3]		
		MDP_XRT_PREFLR_STOP	1	07-F0 e9
2015/10/29	08:53:00.0	XRT_Custom_430_OG [0x1ae]		
2015/10/29	08:54:00.0	XRT_CTRL_AUTO_424_OG [0x1a8]		
		MDP_XRT_CTRL_AUTO	1	07-F0 c0
2015/10/29	10:13:00.0	XRT_CTRL_MANU_400_OG [0x190]		
		MDP_XRT_CTRL_MANU	1	07-F0 c1
2015/10/29	10:13:02.0	XRT_CTRL_MANU_402_OG [0x192]		
		MDP_XRT_CTRL_MANU	1	07-F0 c1
2015/10/29	10:13:04.0	XRT_FLD_RESET_415_OG [0x19f]		
		MDP_XRT_FLD_RESET	1	07-F0 da
2015/10/29	10:13:06.0	XRT_PREFLR_STRT_425_OG [0x1a9]		
		MDP_XRT_PREFLR_STRT	1	07-F0 e8
2015/10/29	10:16:14.0	XRT_PREFLR_STOP_419_OG [0x1a3]		
		MDP_XRT_PREFLR_STOP	1	07-F0 e9
2015/10/29	11:17:00.0	AOCS_ORe-point_Start_5_OG [0x09b]		
		AOCU_NM	5	02-76 00 00 00 00 00